

APPENDIX D  
2200MVP SIGNAL RUN LIST

Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
$\overline{AB}_1$	REG						D <sub>1</sub>		D <sub>1</sub>
$\overline{AB}_2$	REG						4 <sub>1</sub>		5 <sub>1</sub>
$\overline{AB}_3$	REG						6 <sub>1</sub>		6 <sub>1</sub>
$\overline{AB}_4$	REG						E <sub>1</sub>		E <sub>1</sub>
$\overline{AB}_5$	REG						7 <sub>1</sub>		F <sub>1</sub>
$\overline{AB}_6$	REG						T <sub>3</sub>		6 <sub>3</sub>
$\overline{AB}_7$	REG						16 <sub>3</sub>		7 <sub>3</sub>
$\overline{AB}_8$	REG						17 <sub>3</sub>		8 <sub>3</sub>
A Bus $\emptyset$	REG		S <sub>2</sub>			Y <sub>2</sub>	B <sub>3</sub>		
A Bus 1	REG		14 <sub>2</sub>			20 <sub>2</sub>	3 <sub>3</sub>		
A Bus 2	REG		R <sub>2</sub>			X <sub>2</sub>	A <sub>3</sub>		
A Bus 3	REG		13 <sub>2</sub>			B <sub>3</sub>	2 <sub>3</sub>		
A Bus 4	REG		P <sub>2</sub>			18 <sub>2</sub>	Z <sub>2</sub>		
A Bus 5	REG		M <sub>2</sub>			17 <sub>2</sub>	20 <sub>2</sub>		
A Bus 6	REG		K <sub>2</sub>			U <sub>2</sub>	U <sub>2</sub>		
A Bus 7	REG		14 <sub>1</sub>			6 <sub>2</sub>	D <sub>2</sub>		
$\overline{ABS}$	REG						8 <sub>1</sub>		J <sub>1</sub>
ALUCLK	ALU					W <sub>2</sub>	W <sub>2</sub>		
$\overline{B}$	ST			V <sub>2</sub>	U <sub>2</sub>				
B Bus $\emptyset$			Z <sub>2</sub>			L <sub>3</sub>	10 <sub>3</sub>		
B Bus 1			21 <sub>2</sub>			K <sub>3</sub>	K <sub>3</sub>		
B Bus 2			20 <sub>2</sub>			9 <sub>3</sub>	9 <sub>3</sub>		
B Bus 3			18 <sub>2</sub>			J <sub>3</sub>	J <sub>3</sub>		
B Bus 4			V <sub>2</sub>			8 <sub>3</sub>	8 <sub>3</sub>		
B Bus 5			U <sub>2</sub>			7 <sub>3</sub>	7 <sub>3</sub>		
B Bus 6			16 <sub>2</sub>			5 <sub>3</sub>	D <sub>3</sub>		
B Bus 7			15 <sub>2</sub>			4 <sub>3</sub>	4 <sub>3</sub>		
$\overline{BLK-CA}$	ALU					10 <sub>2</sub>	10 <sub>2</sub>		
BRANCH	ALU			9 <sub>2</sub>		5 <sub>2</sub>			
C $\emptyset$	ALU					16 <sub>2</sub>	16 <sub>2</sub>		
C1	ALU					S <sub>2</sub>	S <sub>2</sub>		
C2	ALU					R <sub>2</sub>	R <sub>2</sub>		
C3	ALU					12 <sub>2</sub>	12 <sub>2</sub>		
C4	ALU					11 <sub>2</sub>	11 <sub>2</sub>		

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
C5	ALU						M <sub>2</sub>	M <sub>2</sub>		
C6	ALU						K <sub>2</sub>	K <sub>2</sub>		
C7	ALU						H <sub>2</sub>	H <sub>2</sub>		
CA	ALU						8 <sub>2</sub>	8 <sub>2</sub>		
CA ∅	IC		10 <sub>2</sub>	7 <sub>2</sub>	6 <sub>2</sub>					
CA 1	IC		P <sub>2</sub>	H <sub>2</sub>	H <sub>2</sub>					
CA 2	IC		L <sub>2</sub>	6 <sub>2</sub>	5 <sub>2</sub>					
CA 3	IC		11 <sub>2</sub>	9 <sub>2</sub>	7 <sub>2</sub>					
CA 4	IC		M <sub>2</sub>	F <sub>2</sub>	F <sub>2</sub>					
CA 5	IC		9 <sub>2</sub>	5 <sub>2</sub>	4 <sub>2</sub>					
CA 6	IC		20 <sub>2</sub>	11 <sub>2</sub>	12 <sub>2</sub>					
CA 7	IC		V <sub>2</sub>	L <sub>2</sub>	M <sub>2</sub>					
CA 8	IC		X <sub>2</sub>	N <sub>2</sub>	P <sub>2</sub>					
CA 9	IC		19 <sub>2</sub>	10 <sub>2</sub>	11 <sub>2</sub>					
CA 10	IC		21 <sub>2</sub>		13 <sub>2</sub>					
CA 11	IC		W <sub>2</sub>		N <sub>2</sub>					
C Bus ∅						18 <sub>2</sub>		17 <sub>2</sub>		
C Bus 1						15 <sub>2</sub>		15 <sub>2</sub>		
C Bus 2						14 <sub>2</sub>		14 <sub>2</sub>		
C Bus 3						13 <sub>2</sub>		13 <sub>2</sub>		
C Bus 4						P <sub>2</sub>		P <sub>2</sub>		
C Bus 5						N <sub>2</sub>		N <sub>2</sub>		
C Bus 6						L <sub>2</sub>		L <sub>2</sub>		
C Bus 7						J <sub>2</sub>		J <sub>2</sub>		
<u>CBS</u>	REG							20 <sub>3</sub>		5 <sub>3</sub>
CDI <sub>0-23</sub>										
CDO ∅	CM		20 <sub>3</sub>	L <sub>3</sub>		L <sub>3</sub>				
CDO 1	CM		19 <sub>3</sub>	K <sub>3</sub>		H <sub>3</sub>				
CDO 2	CM		18 <sub>3</sub>	J <sub>3</sub>		F <sub>3</sub>				
CDO 3	CM		M <sub>3</sub>	E <sub>3</sub>		E <sub>3</sub>				
CDO 4	CM		L <sub>3</sub>	D <sub>3</sub>		D <sub>3</sub>				
CDO 5	CM		10 <sub>3</sub>	3 <sub>3</sub>		C <sub>3</sub>				
CDO 6	CM		C <sub>2</sub>	E <sub>2</sub>		D <sub>2</sub>				
CDO 7	CM		B <sub>2</sub>	D <sub>2</sub>		4 <sub>2</sub>				
CDO 8	CM		A <sub>2</sub>	C <sub>2</sub>		B <sub>2</sub>				

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
CDO 9	CM		10 <sub>1</sub>	1 <sub>2</sub>		A <sub>2</sub>				
CDO 10	CM		K <sub>1</sub>	A <sub>2</sub>		R <sub>1</sub>				
CDO 11	CM		J <sub>1</sub>	N <sub>1</sub>		P <sub>1</sub>				
CDO 12	CM		X <sub>3</sub>	11 <sub>3</sub>		16 <sub>3</sub>				
CDO 13	CM		W <sub>3</sub>	7 <sub>3</sub>		10 <sub>3</sub>				
CDO 14	CM		V <sub>3</sub>	6 <sub>3</sub>		21 <sub>2</sub>				
CDO 15	CM		N <sub>3</sub>	5 <sub>3</sub>		20 <sub>2</sub>				
CDO 16	CM		11 <sub>3</sub>	4 <sub>3</sub>				5 <sub>3</sub>		
CDO 17	CM		K <sub>3</sub>	C <sub>3</sub>		Y <sub>2</sub>		Y <sub>2</sub>		
CDO 18	CM		3 <sub>2</sub>	4 <sub>2</sub>		E <sub>1</sub>		L <sub>1</sub>		
CDO 19	CM		2 <sub>2</sub>	3 <sub>2</sub>		F <sub>2</sub>		F <sub>2</sub>		
CDO 20	CM		1 <sub>2</sub>	2 <sub>2</sub>		6 <sub>2</sub>		6 <sub>2</sub>		
CDO 21	CM		L <sub>1</sub>	B <sub>2</sub>		E <sub>2</sub>		E <sub>2</sub>		
CDO 22	CM		9 <sub>1</sub>	R <sub>1</sub>		5 <sub>2</sub>		5 <sub>2</sub>		
CDO 23	CM		8 <sub>1</sub>	13 <sub>1</sub>				1 <sub>2</sub>		
$\overline{\text{CE}}$	ALU	11 <sub>1</sub>	U <sub>2</sub>				T <sub>2</sub>			
CEN	ALU						9 <sub>2</sub>	9 <sub>2</sub>		
$\overline{\text{CIO}}$	ST					5 <sub>1</sub>		5 <sub>1</sub>		
CNTD	IC				10 <sub>1</sub>	10 <sub>1</sub>				
$\overline{\text{CPB}}$	REG							19 <sub>3</sub>		4 <sub>3</sub>
DI 0	ALU	16 <sub>3</sub>					16 <sub>3</sub>			
DI 1	ALU	17 <sub>3</sub>					17 <sub>3</sub>			
DI 2	ALU	S <sub>3</sub>					R <sub>3</sub>			
DI 3	ALU	T <sub>3</sub>					S <sub>3</sub>			
DI 4	ALU	U <sub>3</sub>					19 <sub>3</sub>			
DI 5	ALU	15 <sub>3</sub>					15 <sub>3</sub>			
DI 6	ALU	14 <sub>3</sub>					14 <sub>3</sub>			
DI 7	ALU	P <sub>3</sub>					P <sub>3</sub>			
DI 8	ALU	13 <sub>3</sub>					13 <sub>3</sub>			
DI 9	MB	13 <sub>1</sub>					16 <sub>3</sub>			
DI 10	MB	P <sub>1</sub>					17 <sub>3</sub>			
DI 11	MB	12 <sub>1</sub>					R <sub>3</sub>			
DI 12	MB	6 <sub>1</sub>					S <sub>3</sub>			
DI 13	MB	5 <sub>1</sub>					19 <sub>3</sub>			

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
DI 14	MB	E <sub>1</sub>					15 <sub>3</sub>			
DI 15	MB	F <sub>1</sub>					14 <sub>3</sub>			
DI 16	MB	4 <sub>1</sub>					P <sub>3</sub>			
DI 17	MB	D <sub>1</sub>					13 <sub>3</sub>			
<u>DMPI</u>	REG				2 <sub>2</sub>			2 <sub>2</sub>		
DMS 1	ST	10 <sub>3</sub>				20 <sub>3</sub>				
DMS 2	ST	10 <sub>3</sub>				X <sub>3</sub>				
DO 0	DM	19 <sub>3</sub>		T <sub>3</sub>						
DO 1	DM	20 <sub>3</sub>		U <sub>3</sub>						
DO 2	DM	V <sub>3</sub>		17 <sub>3</sub>						
DO 3	DM	W <sub>3</sub>		18 <sub>3</sub>						
DO 4	DM	18 <sub>3</sub>		S <sub>3</sub>						
DO 5	DM	X <sub>3</sub>		19 <sub>3</sub>						
DO 6	DM	11 <sub>3</sub>		9 <sub>3</sub>						
DO 7	DM	M <sub>3</sub>		H <sub>3</sub>						
DO 8	DM	12 <sub>3</sub>		10 <sub>3</sub>						
DO 9	DM	M <sub>1</sub>		11 <sub>1</sub>						
DO 10	DM	L <sub>1</sub>		10 <sub>1</sub>						
DO 11	DM	10 <sub>1</sub>		L <sub>1</sub>						
DO 12	DM	H <sub>1</sub>		7 <sub>1</sub>						
DO 13	DM	8 <sub>1</sub>		J <sub>1</sub>						
DO 14	DM	J <sub>1</sub>		8 <sub>1</sub>						
DO 15	DM	K <sub>1</sub>		9 <sub>1</sub>						
DO 16	DM	7 <sub>1</sub>		H <sub>1</sub>						
DO 17	DM	9 <sub>1</sub>		K <sub>1</sub>						
<u>HALT</u>	I/O							K <sub>1</sub>		K <sub>1</sub>
<u>IB 1</u>	I/O							P <sub>1</sub>		15 <sub>1</sub>
<u>IB 2</u>	I/O							B <sub>2</sub>		S <sub>1</sub>
<u>IB 3</u>	I/O							4 <sub>2</sub>		14 <sub>1</sub>
<u>IB 4</u>	I/O							12 <sub>1</sub>		R <sub>1</sub>
<u>IB 5</u>	I/O							C <sub>2</sub>		N <sub>1</sub>
<u>IB 6</u>	I/O							11 <sub>1</sub>		P <sub>1</sub>
<u>IB 7</u>	I/O							A <sub>2</sub>		L <sub>1</sub>
<u>IB 8</u>	I/O							M <sub>1</sub>		M <sub>1</sub>
<u>IB 9</u>	I/O							10 <sub>1</sub>		2 <sub>3</sub>

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
$\overline{\text{IBS}}$	I/O							F <sub>3</sub>		1 <sub>3</sub>
ICC 0	IC				14 <sub>3</sub>	14 <sub>3</sub>				
ICC 1	IC				15 <sub>3</sub>	15 <sub>3</sub>				
ICC 2	IC				13 <sub>3</sub>	13 <sub>3</sub>				
ICC 3	IC				B <sub>3</sub>	A <sub>3</sub>				
ICC 4	IC				R <sub>3</sub>	R <sub>3</sub>				
ICC 5	IC				P <sub>3</sub>	P <sub>3</sub>				
ICC 6	IC				N <sub>3</sub>	N <sub>3</sub>				
ICC 7	IC				12 <sub>3</sub>	12 <sub>3</sub>				
ICC 8	IC				K <sub>3</sub>	K <sub>3</sub>				
ICC 9	IC				9 <sub>3</sub>	9 <sub>3</sub>				
ICC 10	IC				J <sub>3</sub>	J <sub>3</sub>				
ICC 11	IC				8 <sub>3</sub>	8 <sub>3</sub>				
ICC 12	IC				5 <sub>3</sub>	5 <sub>3</sub>				
ICC 13	IC				4 <sub>3</sub>	4 <sub>3</sub>				
ICC 14	IC				3 <sub>3</sub>	3 <sub>3</sub>				
ICC 15	IC				2 <sub>3</sub>	2 <sub>3</sub>				
I/O CLK	ALU						11 <sub>3</sub>			L <sub>3</sub>
$\overline{\text{LHPC}}$	IC				11 <sub>1</sub>	11 <sub>1</sub>				
$\overline{\text{LLPC}}$	IC				M <sub>1</sub>	M <sub>1</sub>				
LOP	ST			T <sub>2</sub>	U <sub>2</sub>	T <sub>2</sub>		T <sub>2</sub>		
$\overline{\text{LPI}}$	ST				9 <sub>1</sub>	9 <sub>1</sub>	9 <sub>1</sub>			
$\overline{\text{MARCLK}}$	ALU	R <sub>3</sub>		14 <sub>3</sub>	H <sub>3</sub>		F <sub>3</sub>			
$\overline{\text{MS 1}}$	IC		18 <sub>2</sub>		E <sub>2</sub>					
$\overline{\text{MS 2}}$	IC		T <sub>2</sub>		D <sub>2</sub>					
$\overline{\text{MS 3}}$	IC		17 <sub>2</sub>		C <sub>2</sub>					
$\overline{\text{MS 4}}$	IC		18 <sub>2</sub>		17 <sub>2</sub>					
$\overline{\text{MS 5}}$	IC		T <sub>2</sub>		T <sub>2</sub>					
$\overline{\text{MS 6}}$	IC		17 <sub>2</sub>		16 <sub>2</sub>					
$\overline{\text{OB1}}$	REG		1 <sub>3</sub>				6 <sub>3</sub>			A <sub>3</sub>
$\overline{\text{OB2}}$	REG		Z <sub>2</sub>				11 <sub>3</sub>			B <sub>3</sub>
$\overline{\text{OB3}}$	REG		R <sub>1</sub>				M <sub>3</sub>			C <sub>3</sub>
$\overline{\text{OB4}}$	REG		12 <sub>1</sub>				12 <sub>3</sub>			D <sub>3</sub>

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
<u>OB5</u>	REG		11 <sub>1</sub>					14 <sub>3</sub>		J <sub>3</sub>
<u>OB6</u>	REG		6 <sub>1</sub>					13 <sub>3</sub>		H <sub>3</sub>
<u>OB7</u>	REG		5 <sub>1</sub>					P <sub>3</sub>		F <sub>3</sub>
<u>OB8</u>	REG		4 <sub>1</sub>					N <sub>3</sub>		E <sub>3</sub>
<u>OBS</u>	REG							H <sub>1</sub>		H <sub>1</sub>
PCCC	IC				8 <sub>1</sub>	8 <sub>1</sub>				
PECM	MC			17 <sub>2</sub>	18 <sub>2</sub>	16 <sub>2</sub>				
PEDM	MC			J <sub>2</sub>	3 <sub>2</sub>			3 <sub>2</sub>		
PH Ø	ST	9 <sub>3</sub>	M <sub>1</sub>			19 <sub>3</sub>	20 <sub>3</sub>			
PH 1	ST	8 <sub>3</sub>	F <sub>1</sub>			22 <sub>2</sub>	3 <sub>3</sub>			
PH 2	ST	K <sub>3</sub>	E <sub>1</sub>			W <sub>3</sub>	X <sub>3</sub>			
PH 3	ST	J <sub>3</sub>	D <sub>1</sub>			18 <sub>3</sub>	E <sub>3</sub>			
PH 4	ST	F <sub>3</sub>	T <sub>3</sub>			W <sub>2</sub>	2 <sub>3</sub>			
PH 5	ST	C <sub>3</sub>	S <sub>3</sub>			11 <sub>2</sub>	14 <sub>2</sub>			
PH 6	ST	5 <sub>3</sub>	R <sub>3</sub>			R <sub>2</sub>	Z <sub>2</sub>			
PH 7	ST		2 <sub>3</sub>			M <sub>2</sub>	L <sub>2</sub>			
PINC	IC				K <sub>1</sub>	K <sub>1</sub>				
PL Ø	ST		16 <sub>3</sub>	R <sub>3</sub>		T <sub>3</sub>	T <sub>3</sub>			
PL 1	ST	6 <sub>3</sub>	15 <sub>3</sub>			S <sub>2</sub>	V <sub>2</sub>			
PL 2	ST	D <sub>3</sub>	14 <sub>3</sub>			12 <sub>2</sub>	15 <sub>2</sub>			
PL 3	ST	2 <sub>3</sub>	B <sub>3</sub>			9 <sub>2</sub>	N <sub>2</sub>			
PL 4	ST	14 <sub>1</sub>	A <sub>3</sub>			1 <sub>2</sub>	F <sub>2</sub>			
PL 5	ST	A <sub>3</sub>	22 <sub>2</sub>			7 <sub>2</sub>	J <sub>2</sub>			
PL 6	ST	B <sub>3</sub>	P <sub>1</sub>			10 <sub>2</sub>	P <sub>2</sub>			
PL 7	ST	H <sub>3</sub>	N <sub>1</sub>			X <sub>2</sub>	A <sub>3</sub>			
POR	PSR				W <sub>2</sub>	V <sub>2</sub>		V <sub>2</sub>	E <sub>1</sub>	
<u>PRMS</u>	PSR		E <sub>3</sub>						B <sub>1</sub>	3 <sub>3</sub>
RØ	MC			P <sub>3</sub>			1 <sub>3</sub>	1 <sub>3</sub>		
R1	MC			13 <sub>3</sub>			22 <sub>2</sub>	22 <sub>2</sub>		
R2	MC			16 <sub>3</sub>	16 <sub>3</sub>		18 <sub>3</sub>	18 <sub>3</sub>		
R3	MC			15 <sub>3</sub>	T <sub>3</sub>		V <sub>3</sub>	V <sub>3</sub>		
R4	MC			Y <sub>2</sub>	Z <sub>2</sub>		M <sub>3</sub>	S <sub>3</sub>		
R5	MC			1 <sub>3</sub>	E <sub>3</sub>		N <sub>3</sub>	15 <sub>3</sub>		
R6	MC			22 <sub>2</sub>	1 <sub>3</sub>		21 <sub>2</sub>	21 <sub>2</sub>		

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
R7	MC			A <sub>3</sub>	D <sub>3</sub>		C <sub>3</sub>	C <sub>3</sub>		
R8	MC			2 <sub>3</sub>	F <sub>3</sub>			E <sub>3</sub>		
R9	MC			19 <sub>2</sub>	20 <sub>2</sub>			18 <sub>2</sub>		
R10	MC			X <sub>2</sub>	Y <sub>2</sub>			X <sub>2</sub>		
R11	MC			N <sub>3</sub>	L <sub>3</sub>			L <sub>3</sub>		
R12	MC			20 <sub>3</sub>	18 <sub>3</sub>					
R13	MC			X <sub>3</sub>	19 <sub>3</sub>					
R14	MC			W <sub>3</sub>	W <sub>3</sub>		W <sub>3</sub>	W <sub>3</sub>		
R15	MC			V <sub>3</sub>	U <sub>3</sub>		U <sub>3</sub>	U <sub>3</sub>		
R16	MC			F <sub>3</sub>	6 <sub>3</sub>	6 <sub>3</sub>	6 <sub>3</sub>			
R17	MC			M <sub>3</sub>	10 <sub>3</sub>					
R18	MC			4 <sub>1</sub>	4 <sub>1</sub>		4 <sub>1</sub>			
R19	MC			12 <sub>3</sub>			12 <sub>3</sub>			
R20	MC			5 <sub>1</sub>	5 <sub>1</sub>		5 <sub>1</sub>			
R21	MC			E <sub>1</sub>	E <sub>1</sub>		E <sub>1</sub>			
R22	MC			D <sub>1</sub>	D <sub>1</sub>		D <sub>1</sub>			
RA 0	IC	E <sub>3</sub>			J <sub>2</sub>					
RA 1	IC	7 <sub>3</sub>			K <sub>2</sub>					
RA 2	IC	3 <sub>3</sub>			8 <sub>2</sub>					
RA 3	IC	R <sub>1</sub>			10 <sub>2</sub>					
RA 4	IC	1 <sub>3</sub>			14 <sub>2</sub>					
RA 5	IC	4 <sub>3</sub>			R <sub>2</sub>					
$\overline{R/B}$	I/O							X <sub>3</sub>		K <sub>3</sub>
$\overline{REF}$	ALU	L <sub>3</sub>	Y <sub>2</sub>		B <sub>2</sub>		B <sub>2</sub>			
$\overline{REFCLK}$	IC				15 <sub>2</sub>		13 <sub>2</sub>			
$\overline{RESET}$	PSR				S <sub>2</sub>				D <sub>1</sub>	
$\overline{ROMS}$	IC			W <sub>2</sub>	X <sub>2</sub>		11 <sub>1</sub>			
$\overline{R/W1}$	MC	N <sub>3</sub>		B <sub>3</sub>						
$\overline{R/W2}$	MC	N <sub>1</sub>		12 <sub>2</sub>						
$\overline{R/W (CM)}$	IC		K <sub>2</sub>		F <sub>1</sub>					
S0	ST				7 <sub>3</sub>	7 <sub>3</sub>				
S1	ST				11 <sub>3</sub>	11 <sub>3</sub>				
S2	ST				M <sub>3</sub>	M <sub>3</sub>				
S3	ST				S <sub>3</sub>	S <sub>3</sub>				

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR
S4	ST				17 <sub>3</sub>	17 <sub>3</sub>			
S5	ST				V <sub>3</sub>	V <sub>3</sub>			
S6	ST				A <sub>3</sub>	Z <sub>2</sub>			
S7	ST				C <sub>3</sub>	B <sub>3</sub>			
<u>SB</u>	ST				19 <sub>2</sub>	17 <sub>2</sub>			
<u>SHQ</u>	REG						7 <sub>2</sub>	7 <sub>2</sub>	
<u>SR</u>	ST				21 <sub>2</sub>	19 <sub>2</sub>	19 <sub>2</sub>		
<u>T1</u>	ALU				14 <sub>1</sub>	14 <sub>1</sub>	14 <sub>1</sub>	14 <sub>1</sub>	
<u>T2</u>	ALU					12 <sub>1</sub>	12 <sub>1</sub>		F <sub>1</sub>
<u>T3</u>	ALU			P <sub>1</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>1</sub>	N <sub>1</sub>	
<u>T4</u>	ALU			M <sub>1</sub>	P <sub>1</sub>	4 <sub>1</sub>	P <sub>1</sub>		
<u>T5</u>	ALU				1 <sub>2</sub>		1 <sub>2</sub>		
<u>T6</u>	ALU			F <sub>1</sub>		F <sub>1</sub>	F <sub>1</sub>	F <sub>1</sub>	
<u>T7</u>	ALU				12 <sub>1</sub>		M <sub>1</sub>		
<u>T8</u>	ALU				A <sub>2</sub>		A <sub>2</sub>		
<u>T9</u>	ALU		4 <sub>2</sub>			2 <sub>2</sub>	2 <sub>2</sub>		
<u>T10</u>	ALU					C <sub>2</sub>	C <sub>2</sub>		
<u>T11</u>	ALU					3 <sub>2</sub>	3 <sub>2</sub>		
<u>T12</u>	ALU				13 <sub>1</sub>	13 <sub>1</sub>	13 <sub>1</sub>	13 <sub>1</sub>	
<u>T13</u>	ALU						4 <sub>2</sub>		
<u>T14</u>	ALU						D <sub>2</sub>		
<u>T15</u>	ALU						E <sub>2</sub>		
<u>T16</u>	ALU				R <sub>1</sub>		R <sub>1</sub>	R <sub>1</sub>	
<u>TAP</u>	ST				H <sub>1</sub>	H <sub>1</sub>			
<u>TCMDR</u>	ALU			6 <sub>1</sub>		J <sub>1</sub>	J <sub>1</sub>	J <sub>1</sub>	
<u>TSP</u>	ST				7 <sub>1</sub>	7 <sub>1</sub>			
<u>XOP</u>	ST			12 <sub>1</sub>	L <sub>1</sub>	L <sub>1</sub>			
<u>XPA</u>	ST				6 <sub>1</sub>	6 <sub>1</sub>			

I/O



Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
+5VR1	PSR			2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>				2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	8 <sub>1</sub> J <sub>1</sub>	2 <sub>1</sub> B <sub>1</sub> 14 <sub>3</sub> R <sub>3</sub>
+5VR2	PSR	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>		2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>		10 <sub>1</sub> L <sub>1</sub>	
-5VR	PSR	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	
+12VR	PSR	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	11 <sub>1</sub> M <sub>1</sub>	15 <sub>3</sub> S <sub>3</sub>
-12VR	PSR								12 <sub>1</sub> N <sub>1</sub>	12 <sub>3</sub> N <sub>3</sub>
+0V		1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub> 8 <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	13 <sub>1</sub> P <sub>1</sub> 14 <sub>1</sub> R <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub> 13 <sub>3</sub> P <sub>3</sub>