

MODULE REPAIR GUIDE

NO. 4

EDITED BY CUSTOMER ENGINEERING DIVISION

February 21, 1978

MODEL 2200VP SYSTEM REPAIR

1. INTRODUCTION

A tester has been designed and built, which along with a series of DEBUG PROMs, will facilitate repair of 2200VP printed circuit boards. In the future, supplements to this MRG will be published containing information dealing specifically with the repair procedure of the individual modules in the 2200VP. Sections 2 and 3 of this MRG cover the installation and operational aspects of the tester. Schematics for the tester assembly can be found at the end of this repair guide.

2. INSTALLATION

2.1 EQUIPMENT REQUIRED

<u>Qty.</u>	<u>Part #</u>	<u>Description</u>
1	190-0718	Tester Assembly with cables

2.2 PROCEDURE

Remove the first Control Memory board (210-6788 PCB in the fourth PCB location from the heat sink) from the CPU and insert it into the location provided on the lightboard (Ref. 210-7139 schematic). Install the seven 24 pin lightboard cables into their appropriate locations on the 210-7138 Interface board (the number on the cable coincides with the number of the jack that it is to be connected to), then install the 7138 in the CPU in the location previously occupied by the 210-6788 PCB. Remove the 210-6790 from the CPU and connect the 16 pin lightboard cable to J1, then reinstall the 6790 in the CPU.

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 851-4111, TWX 710 343-6769, TELEX 94-7421

NOTE:

Pin 1 of each lightboard cable must plug into pin 1 of each female connector.

Cont. Mem. Interface <u>210-7138</u>	<u>CABLE # (PART #)</u>	<u>210-7139</u>
J1	1 (220-3038)	J10
J2	2 (220-3037)	J6
J3	3 (220-3037)	J9
J4	4 (220-3036)	J8
J5	5 (220-3035)	J5
J6	6 (220-3018)	J4
J7	7 (220-3018)	J7
 <u>210-6790</u>		
J1	N/A (220-3000)	J11

Before attempting to operate the system, ensure the power supply regulated voltages are at their proper levels by checking them at the lightboard (connectors 1 and 3 of the 210-6788). Reference 6788 schematic for pin locations.

After the lightboard has been installed and the voltages checked, a simple test should be performed to ensure proper operation. An example of such a test follows:

<u>SWITCH</u>	<u>POSITION</u>
IC/PC.....	UP
CM/SWITCHES.....	DOWN
COMPARE.....	DOWN
RUN/STEP.....	UP
A ₁₅ -A ₀	DOWN
R ₂₃ -R ₀	HEX 5CXXXX

Toggle ROM bit switches R₂-R₁₇ one at a time and observe the memory address indicators A₁₅-A₀. One and only one indicator

should come on for each ROM bit selected. The ROM bits with the corresponding address indicators that they activate are:

R:	8	9	10	11	12	13	14	15	16	17	2	3	4	5	6	7
A:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

A 2200VP diagnostic should also be loaded from the system platter and run to ensure proper operation of the system. For normal operation of the 2200VP, all the toggle switches on the lightboard should be down with the exception of the RUN/STEP switch which should be in the RUN position and the ROM switch (CM/SWITCHES) which should be in the CM position.

3. OPERATION

3.1 LIGHT INDICATORS

Each set of light indicators (labeled accordingly) represent the following:

- 1) Control memory output ($R_{23}-R_0$)
- 2) Memory address ($A_{15}-A_0$)
- 3) K register (K_7-K_0)

3.2 ROM BIT AND ROM SWITCHES

Indicators $R_{23}-R_0$ (see above) can also represent a manually set ROM instruction, to be used in lieu of (supersedes) the control memory outputs. Such manually introduced commands to the CPU are set on the ROM bit switches located directly below the indicators. Placing the switch in the up position activates the corresponding bit. The ROM switch, labeled CM/SWITCHES, must be in the down position to allow the ROM bit switches to control the CPU.

3.3 RUN/STEP AND STEP PUSHBUTTON SWITCHES

With the RUN/STEP switch in the STEP position, the CPU will complete one cycle each time the STEP pushbutton is depressed. When the RUN/STEP switch is in the RUN mode, and the STEP pushbutton is depressed once, the CPU begins to cycle continuously.

3.4 ADDRESS SELECT SWITCH

The memory address indicators ($A_{15}-A_0$) are capable of displaying either the Data Memory or the Control Memory address. The type displayed is determined by the address select switch, labeled IC/PC, where PC is Data Memory and IC the Control Memory.

3.5 ADDRESS BIT AND COMPARE SWITCHES

The address bit switches located directly beneath indicators $A_{15}-A_0$ operate in conjunction with the COMPARE switch. Once the type of address has been selected (Ref. Sec. 3.4) and any desired memory address set by placing the corresponding address bit switches in the up position, the COMPARE switch may be turned on (up for compare) allowing the lightboard to stop the microprogram at the designated address when it is reached. The microprogram may be continued by depressing the step pushbutton and it will only STOP if the designated memory address is accessed again. The compare feature allows for internal observation at a certain point in the microprogram without having to step through the preceding instructions of the program.

3.6 WRITE SWITCH

Not applicable to 2200VP at this time.

MODULE REPAIR GUIDE

NO. 4.1

EDITED BY CUSTOMER ENGINEERING DIVISION

6789 MEMORY CONTROL REPAIR

February 21, 1978

1. INTRODUCTION

This MRG covers the repair procedure for the 210-6789 Memory Control PCB in the 2200VP. Section 2 introduces the use of DEBUG PROMs, section 3 contains the complete debug microprogram with explanation while section 4 is an abbreviated form of the program which is very helpful in troubleshooting.

NOTE:

It is not necessary to install the 210-6788 Control Memory board in the tester when using the PROM microcode for testing. The 210-6788 Control Memory need only be inserted when loading BASIC.

2. GENERAL

A set of DEBUG PROMs is now available which can replace the BOOTSTRAP PROMs on the 210-6789 PCB. These PROMs, however, are not capable of allowing the 2200VP to operate normally. Their primary purpose is to exercise the circuitry of the 6789 memory control board and, if a failure is present, to provide a microprogram that is simple and easy to follow and to identify a hardware problem with the aid of a lightboard. Reference MRG #4 for installation and operational aspects of the lightboard.

The locations for the DEBUG PROMs are as follows:

<u>PCB</u>	<u>Location</u>	<u>PROM #</u>
6789	L27	378-2156
6789	L28	378-2157
6789	L29	378-2158

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 851-4111, TWX 710 343-6789, TELEX 94-7421

The program will start to run at POWER ON and will stop if an error is detected. To restart the program, key RESET.

3. 210-6789 DEBUG MICROPROGRAM

The program has two major functions. The first concerns the control memory parity error generation circuit (the entire left half of the schematic). At locations 8004 and 8005 of the program, a parity error is purposely generated to insure that error detection is possible. Other than at the two test locations, the circuitry and program operate as they normally would, that is, decoding the ROM bits and setting a hardware trap (address 8000) if parity is incorrect.

There are four valid combinations of ODD 1, ODD 2 and ODD 3. If one and only one is high, or if all three are high, no parity error is generated. Test locations 8004 and 8005 generate two different invalid combinations of ODD 1-3. If a parity error is not detected at these locations, the program will hang up by executing a continuous branch to the incorrect address. If an error is generated at 8004 and 8005, the microprogram will continue on with no error being displayed. If at any address other than the test locations parity is incorrect, a message will be displayed including the address at which the error occurred. EXAMPLE: *** PECM 8103 ***

In order to find the malfunction, it may be helpful to isolate the ROM bit latches (L36-L40) from the rest of the circuitry. This can be done by manually setting the ROM bit switches to perform the instruction that generated the bad parity. The switches are connected to the outputs of the ROM bit latches, therefore, L36-40 will not be involved. If the problem cannot be found in this manner, the program can be rerun and stopped at the address that generated the error and the circuitry traced (Ref. COMPARE function, Section 3.5).

The program's second function is to check the CH, CL register (L21-L24) along with the data memory parity error generation circuitry. To accomplish this, HEX (5A) is written into the first ten data memory locations and then read back into CH, CL. If there is a parity error, a hardware trap (address 8002) will be executed and the address of the bad location displayed. EXAMPLE: *** PEDM 0002 ***. If no parity error is detected, the data that is in CH, CL is checked for integrity. If the data is incorrect, an error message will be displayed specifying whether CH or CL is bad and what the data was. EXAMPLE: *** CL ERROR: 5A WAS 5B ***. Upon completion of HEX (5A) being read correctly, the data is complimented (A5) and the test is rerun.

After CH, CL and PEDM have been checked, HEX (5A) is written into Control Memory at location 0001, and then read back and tested for data integrity. If the data is incorrect, a PECM will be detected at 0001 or an error message will be displayed (** WCM OR RCM FAILURE **) stating that there was a failure when either writing to or reading from Control Memory. The purpose of this test is to check LOP (Long Operation). The loop count is incremented after LOP has been successfully tested.

If a PEDM was detected, L41 pin 3 can be grounded, overriding the hardware trap, thus allowing the data integrity check to be performed. This may point out a failing bit in the CH, CL register. If the test runs successfully with PEDM grounded, the failure is in the error generation circuitry itself.

4. ABBREVIATED DEBUG MICROPROGRAM

The following is a sectionalized breakdown of the debug program. Each section is listed in the order that it is performed. The list is only composed of portions of the program that are accessed if the unit is operating correctly (i.e., error routines are not included). The addresses listed are also in the order that they are accessed.

To locate the step in the program that is failing, the COMPARE function should be utilized. An address somewhere in the middle of the program should be selected as the stopping point. If the program does indeed reach and stop at the selected address, it can be assumed that everything is operating properly up to that point in the program. If the address is not reached, simply back track through the program using the addresses listed in the abbreviated program as stopping points until the last accessed step is found. Once the section in which the failure occurs has been found, the complete listing of the microprogram can be referenced to help determine the exact failure location.

1. Power on hardware trap (8003)
Reset hardware trap (8001)
2. Clear screen (8059-805B, 804C-8052, 805C-8062)
3. Generate bad parity and test (8004, 8000, 8014-8019)
4. Generate bad parity and test (8005, 8000, 8014-801C)
5. Initialize loop count (8063-8066)
6. Clear CH/CL parity bits (8053-8058, 8067)
7. Display "WRITE 5A" (8068-8078)
8. Write data (8079-807F)
9. Display "READ 5A" (8080-808E)
10. Read data (808F-8095)
11. Write data (8096-809A)
12. Display "WRITE A5" (809B-80AD)
13. Display "READ A5" (80AE-80BB)
14. Read data (80BC-80C1)
15. Test write and read Control Memory (80C2-80CD)
16. Increment loop count and display (80CE-80D8)
17. Repeat sequence #7-#16

8000	5C1480	8000	1	ORG	8000	PECM HARDWARE TRAP
8001	5C5980	8014	2	B	PE24	RESET HARDWARE TRAP
8002	DC4A80	8059	3	B	MASTINIT	PEDM HARDWARE TRAP
8003	5C5980	804A	4	B	PE8	POWERON HARDWARE TRAP
8004	DC0480	8059	5	B	MASTINIT	GENERATE INVALID ODD COMBINATION
8005	5C0580	8004	6	B	*	GENERATE INVALID ODD COMBINATION
8006	208E0F	8005	7	B	BDPARY	K=SPACE
8007	E8078D	8007	8	MVI	BDPARY1	WAIT UNTIL DEVICE IS READY
8008	978200		9	BFL	OBSSP	
8009	5C4E80		10	CIO	OBSTROBE	
800A	C80C21	804E	11	B	20, K	
800B	AC0272	800C	12	BLER	8, SH, *	
800C	200E02		13	AI	20	
800D	DC0780		14	MV	DELAY5	
800E	A0C19F	8007	15	B	F2, F1, *+2	
800F	20C30F		16	MVI	07, F2, F2	
8010	8C4203		17	MVI	F2, K	
8011	D40A80		18	SHHH	OBSTROBE	OUTPUT HEX CHARACTER
8012	084203	800A	19	SB	39, F1	
8013	5C0A80		20	SHHL	30, F3	MOVE 3, HIGH OF F0 TO F2
8014	8D800F	800A	21	B	F0, F3, F2	
8015	800FFF		22	TSP	PRTBYT1	
8016	0200E8		23	OR	F0, F3, F2	
8017	1D0004		24	VMX	PRTBYT1	
8018	D81D19		25	LPI	PE24	
8019	500508		26	BNR		
801A	9D0005		27	BER		
801B	D81D19		28	LPI		
801C	506308		29	BNR		
801D	0208E0		30	BER		
801E	21013F		31	VMX		
801F	542080		32	MVI		
8020	21430F	8020	33	SB		
8021	21025F		34	MVI		
8022	2100DF		35	MVI		
8023	544C80		36	MVI		
8024	200E1F	804C	37	SB		
8025	540780		38	MVI		
8026	208E0F	8007	39	SB		
8027	A0040F		40	MVI		
8028	540780		41	MVI		
			42	SB		

8029	98C44F	43	AC, .1	F4, F4	BUMP COUNT
802A	FC2854	44	BNEH	5, F4, SPACEOUT	CHAR=HOME
802B	200E1F	45	MVI	01, K	HOME
802C	540780	46	SB	OBSTROBE	*
802D	208EAF	47	MVI	C'*, K	*
802E	540780	48	SB	OBSTROBE	*
802F	540780	49	SB	OBSTROBE	SPACE
8030	540780	50	SB	OBSTROBE	P
8031	D40680	51	SB	OBSSP	E
8032	A00E03	52	MV	F3, K	EITHER C OR D
8033	540780	53	SB	OBSTROBE	M
8034	200E02	54	MV	F2, K	SPACE
8035	540780	55	SB	OBSTROBE	DISPLAY CONTENTS
8036	200E01	56	MV	F1, K	OF PC'S
8037	540780	57	SB	OBSTROBE	SPACE
8038	A00E00	58	MV	F0, K	*
8039	540780	59	SB	OBSTROBE	*
803A	D40680	60	SB	OBSSP	*
803B	200009	61	MV	PH, F0	CARRIAGE(RETURN)LINEFEED
803C	540E80	62	SB	PRTBYTE	HANG
803D	A00008	63	MV	PL, F0	D
803E	540E80	64	SB	PRTBYTE	K=005
803F	D40680	65	SB	OBSSP	ADDRESS BUS STROBE
8040	208EAF	66	MVI	C'*, K	
8041	540780	67	SB	OBSTROBE	
8042	540780	68	SB	OBSTROBE	
8043	540780	69	SB	OBSTROBE	
8044	544680	70	SB	CR/LF	
8045	DC4580	71	B	*	
8046	200EDF	72		OD, K	
8047	540780	73	MVI	OBSTROBE	
8048	A00EAF	74	SB	OBSTROBE	
8049	DC0780	75	MVI	0A, K	
804A	A1014F	76	B	OBSTROBE	
804B	542080	77	MVI	C'D', F1	
804C	A00E5F	78	SB	SYSP	
804D	178C00	79	MVI	5, K	
804E	544F80	80	CIO	OCO	
804F	D45080	81	SB	**+	
8050	200F0F	82	NOP	**+	
8051	200F0F	83	NOP	,	
8052	87800F	84	SR	,	

807D 002FE2	127	FLOOD	OR,WI	+,F2,	WRITE DATA
807E 002FE2	128		OR,WI	+,F2,	WRITE DATA
807F D87D08	129		BNR	FO,PL,FLOOD	BRANCH () END
8080 190000	130		LPI	0000	SET UP READ FOR 0000
8081 214E2F	131		MVI	C'R',K	
8082 540780	132		SB	OBSTROBE	R
8083 210E5F	133		MVI	C'E',K	
8084 540780	134		SB	OBSTROBE	RE
8085 A10E1F	135		MVI	C'A',K	
8086 540780	136		SB	OBSTROBE	REA
8087 A10E4F	137		MVI	C'D',K	
8088 540780	138		SB	OBSTROBE	READ
8089 208E0F	139		MVI	20,K	
808A 540780	140		SB	OBSTROBE	SPACE
808B A0CE5F	141		MVI	35,K	
808C 540780	142		SB	OBSTROBE	READ 5
808D A10E1F	143		MVI	C'A',K	
808E 540780	144		SB	OBSTROBE	READ 5A
808F A01F0F	145	READ1	ORI,R	0,,	5A READ INTO CH/CL
8090 01840F	146		TPA+2	,00	
8091 8B800F	147		TAP	,00	
8092 58E22B	148		BNR	F2,CH,ERRORCH	BR IF ERROR
8093 D8DE2A	149		BNR	F2,CL,ERRORCL	BR IF ERROR
8094 588F08	150		BNR	FO,PL,READ1	BR () END
8095 D45380	151		SB	CLEARPB	CLEAR CH/CL PARITY BITS
8096 190000	152		LPI	0000	CLEAR PCS
8097 A2825F	153		MVI	0A5,F2	SET DATA
8098 002FE2	154	FLOOD2	OR,WI	+,F2,	WRITE DATA
8099 002FE2	155		OR,WI	+,F2,	WRITE DATA
809A 589808	156		BNR	FO,PL,FLOOD2	BR () END
809B 190000	157		LPI	0000	CLEAR PCS
809C 544680	158		SB	CR/LF	
809D 214E7F	159		MVI	C'W',K	
809E 540780	160		SB	OBSTROBE	W
809F 214E2F	161		MVI	C'R',K	
80A0 540780	162		SB	OBSTROBE	WR
80A1 210E9F	163		MVI	C'I',K	
80A2 540780	164		SB	OBSTROBE	WRI
80A3 214E4F	165		MVI	C'T',K	
80A4 540780	166		SB	OBSTROBE	WRIT
80A5 210E5F	167		MVI	C'E',K	
80A6 540780	168		SB	OBSTROBE	WRITE

80A7	208E0F	169	MVI	20, K	SPACE
80A8	540780	170	SB	OBSTROBE	
80A9	A10E1F	171	MVI	C'A', K	WRITE A
80AA	540780	172	SB	OBSTROBE	
80AB	A0CE5F	173	MVI	35, K	WRITE A5
80AC	540780	174	SB	OBSTROBE	
80AD	544680	175	SB	CR/LF	
80AE	214E2F	176	MVI	C'R', K	R
80AF	540780	177	SB	OBSTROBE	
80B0	210E5F	178	MVI	C'E', K	RE
80B1	540780	179	SB	OBSTROBE	
80B2	A10E1F	180	MVI	C'A', K	REA
80B3	540780	181	SB	OBSTROBE	
80B4	A10E4F	182	MVI	C'D', K	READ
80B5	540780	183	SB	OBSTROBE	
80B6	208E0F	184	MVI	20, K	SPACE
80B7	540780	185	SB	OBSTROBE	
80B8	A10E1F	186	MVI	C'A', K	READ A
80B9	540780	187	SB	OBSTROBE	
80BA	A0CE5F	188	MVI	35, K	READ A5
80BB	540780	189	SB	OBSTROBE	A5 READ INTO CH/CL
80BC	A01F0F	190	ORI, R	0, ;	
80BD	01840F	191	TPA+2	,00	
80BE	8B800F	192	TAP	,00	
80BF	58E22B	193	BNR	F2, CH, ERRORCH	BR IF ERROR
80C0	D8DE2A	194	BNR	F2, CL, ERRORCL	BR IF ERROR
80C1	58BC08	195	BNR	F0, PL, READ2	BR () END
80C2	2140AF	196	MVI	5A, F0	SET COMPARE DATA
80C3	A2815F	197	MVI	0A5, F1	SET COMPARE DATA
80C4	1B4A5A	198	LPI	5A5A	SET WRITE DATA
80C5	A14EAF	199	MVI	5A, K	SET WRITE DATA
80C6	81800F	200	TPA	,00	STORE DATA
80C7	990001	201	LPI	0001	SET WRITE ADDRESS
80C8	54D980	202	SB	WCM	BRANCH TO WRITE TO CONTROL MEMORY
80C9	990001	203	LPI	0001	SET READ ADDRESS
80CA	54DC80	204	SB	RCM	BRANCH TO READ CONTROL MEMORY
80CB	59191E	205	BNR	F1, K, CMERROR	CHECK DATA
80CC	591909	206	BNR	F0, PH, CMERROR	CHECK DATA
80CD	D91908	207	BNR	F0, PL, CMERROR	CHECK DATA
80CE	190000	208	LPI	0000	CLEAR PCS
80CF	8B803F	209	TAP	,03	RETRIEVE LOOP COUNT
80D0	9AC8E8	210	ACK, .1	DD, PHPL, PHPL	INCREMENT LOOP COUNT

80D1	81803F	211	211	TPA	,03	STORE LOOP COUNT
80D2	2B8CFC	212	212	ANDI	0EF,SL,SL	SET FLAG TO CRT
80D3	D51080	213	213	SB	DISPLOOP	DISPLAY LOOP COUNT
80D4	200EDF	214	214	MVI	OD,K	
80D5	540780	215	215	SB	OBSTROBE	CARRIAGE/RETURN
80D6	200E1F	216	216	MVI	01,K	
80D7	540780	217	217	SB	OBSTROBE	
80D8	DC6880	218	218	B	WRITE5A	BRANCH TO START NEXT LOOP
80D9	05800F	219	219	TPS	,	STORE WRITE ADDRESS IN STACK
80DA	8B800F	220	220	TAP	,00	RECALL WRITE PATTERN
80DB	078400	221	221	SR,WCM	,	
80DC	05800F	222	222	TPS	,	STORE READ ADDRESS IN STACK
80DD	878600	223	223	SR,RCM	,	
80DE	81822F	224	224	TPA+1	,02	INCREMENT PCS TO CL
80DF	A0070A	225	225	MV	CL,F7	STORE FAILURE
80E0	A106CF	226	226	MVI	C'L',F6	
80E1	DCE580	227	227	B	ERROR	
80E2	81822F	228	228	TPA+1	,02	INCREMENT PCS TO CH
80E3	20070B	229	229	MV	CH,F7	STORE FAILURE
80E4	21068F	230	230	MVI	C'H',F6	
80E5	544C80	231	231	SB	ENABLE5	
80E6	A00E3F	232	232	MVI	03,K	
80E7	540780	233	233	SB	OBSTROBE	CLEAR SCREEN
80E8	208EAF	234	234	MVI	C'*,K	
80E9	540780	235	235	SB	OBSTROBE	*
80EA	540780	236	236	SB	OBSTROBE	*
80EB	540780	237	237	SB	OBSTROBE	*
80EC	D40680	238	238	SB	OBSSP	SPACE
80ED	210E3F	239	239	MVI	43,K	
80EE	540780	240	240	SB	OBSTROBE	C
80EF	A00E06	241	241	MV	F6,K	
80F0	540780	242	242	SB	OBSTROBE	L OR H
80F1	D40680	243	243	SB	OBSSP	SPACE
80F2	210E5F	244	244	MVI	45,K	
80F3	540780	245	245	SB	OBSTROBE	E
80F4	214E2F	246	246	MVI	52,K	
80F5	540780	247	247	SB	OBSTROBE	R
80F6	540780	248	248	SB	OBSTROBE	R
80F7	210EFF	249	249	MVI	4F,K	
80F8	540780	250	250	SB	OBSTROBE	O
80F9	214E2F	251	251	MVI	52,K	
80FA	540780	252	252	SB	OBSTROBE	R

80FB A0CEAF	253	MVI	3A, K	:	SPACE
80FC 540780	254	SB	OBSTROBE	:	SPACE
80FD D40680	255	SB	OBSSP	:	DATA WRITTEN
80FE A00002	256	MV	F2, FO	:	SPACE
80FF 540E80	257	SB	PRIBYTE	:	SPACE
8100 D40680	258	SB	OBSSP	:	SPACE
8101 214E7F	259	MVI	57, K	:	SPACE
8102 540780	260	SB	OBSTROBE	:	SPACE
8103 A10E1F	261	MVI	41, K	:	SPACE
8104 540780	262	SB	OBSTROBE	:	SPACE
8105 A14E3F	263	MVI	53, K	:	SPACE
8106 540780	264	SB	OBSTROBE	:	SPACE
8107 D40680	265	SB	OBSSP	:	SPACE
8108 A00007	266	MV	F7, FO	:	DATA READ
8109 540E80	267	SB	PRIBYTE	:	SPACE
810A D40680	268	SB	OBSSP	:	SPACE
810B 208EAF	269	MVI	C' ', K	:	SPACE
810C 540780	270	SB	OBSTROBE	:	SPACE
810D 540780	271	SB	OBSTROBE	:	SPACE
810E 540780	272	SB	OBSTROBE	:	SPACE
810F DD0F80	273	B	*	:	SPACE
8110 544C80	274	SB	ENABLE5	:	SPACE
8111 D40680	275	SB	OBSSP	:	SPACE
8112 208E3F	276	MVI	C' ', K	:	SPACE
8113 540780	277	SB	OBSTROBE	:	SPACE
8114 D40680	278	SB	OBSSP	:	SPACE
8115 200009	279	MV	PH, FO	:	SPACE
8116 540E80	280	SB	PRIBYTE	:	SPACE
8117 A00008	281	MV	PL, FO	:	SPACE
8118 DC0E80	282	B	PRIBYTE	:	SPACE

8119	811A	811B	811C	811D	811E	811F	8120	8121	8122	8123	8124	8125	8126	8127	8128	8129	812A	812B	812C	812D	812E	812F	8130	8131	8132	8133	8134	8135	8136	8137	8138	8139	813A	813B	813C	813D	813E	813F	8140	8141	8142
544C80	A00E3F	540780	208EAF	540780	540780	540780	D40680	214E7F	540780	210E3F	540780	A10EDF	540780	D40680	210EFF	540780	214E2F	540780	D40680	214E2F	540780	210E3F	540780	A10EDF	540780	D40680	210E6F	540780	A10E1F	540780	210E9F	540780	210ECF	540780	A14E5F	540780	214E2F	540780	210E5F	540780	D40680
804C	8007	8007	8007	8007	8007	8006	8007	8007	8007	8007	8007	8007	8007	8006	8007	8007	8007	8007	8006	8007	8007	8007	8007	8007	8007	8006	8007	8007	8007	8007	8007	8007	8007	8007	8007	8007	8007	8007	8007	8007	8006
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324
CMERROR	SB	MVI	SB	MVI	SB	SB	SB	SB	MVI	SB	MVI	SB	MVI	SB	SB	MVI	SB	MVI	SB	SB	MVI	SB	SB	MVI	SB	SB	MVI	SB	SB	MVI	SB	SB	MVI	SB	MVI	SB	MVI	SB	SB	MVI	SB
ENABLES	03, K	OBSTROBE	C'*, K	OBSTROBE	OBSTROBE	OBSTROBE	OBSSP	57, K	OBSTROBE	43, K	OBSTROBE	4D, K	OBSTROBE	OBSSP	4F, K	OBSTROBE	52, K	OBSTROBE	OBSSP	52, K	OBSTROBE	43, K	OBSTROBE	4D, K	OBSTROBE	OBSSP	46, K	OBSTROBE	41, K	OBSTROBE	49, K	OBSTROBE	4C, K	OBSTROBE	55, K	OBSTROBE	52, K	OBSTROBE	45, K	OBSTROBE	OBSSP
ENABLE CRT	CLEAR SCREEN	*	*	*	SPACE	W	C	M	SPACE	O	R	SPACE	R	C	M	SPACE	F	A	I	L	U	R	E	SPACE																	

FILE - JM89VP2 ,1/14/78 PAGE 9

8143	208EAF	43	325	MVI	C'*,K
8144	540780	44	326	SB	OBSTROBE
8145	540780	45	327	SB	OBSTROBE
8146	540780	46	328	SB	OBSTROBE
8147	DD4780	47	329	B	*

*
*
*

SYMBOL CROSS REFERENCE

PAGE 10

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0 NO. OF SYMBOLS = 28 OVERFLOWS = 24

SYMBOL	VALUE	DEFN	REFERENCES
BDPARY	8004	0006	0025 0100
BDPARY1	8005	0007	0027 0028
CLEARPB	8053	0085	0104 0151
CMERROR	8119	0283	0205 0206 0207
CR/LF	8046	0072	0070 0122 0158 0175
DELAYS	804E	0080	0011
DISPLOOP	8110	0274	0213
DLOOP	8063	0101	0030
ENABLE5	804C	0078	0037 0093 0231 0274 0283
ERROR	80E5	0231	0227
ERRORCH	80E2	0228	0148 0193
ERRORCL	80DE	0224	0149 0194
FLOOD	807D	0127	0129
FLOOD2	8098	0154	0156
MASTINIT	8059	0091	0003 0005
OBSSP	8006	0008	0051 0060
OBSTROBE	8007	0009	0015 0039 0042 0046 0048 0049 0050 0053 0055 0057 0059 0067 0068 0069 0073 0075
			0113 0115 0117 0119 0121 0132 0134 0136 0138 0140 0142 0144 0160 0162 0164 0166
			0174 0177 0179 0181 0183 0185 0187 0189 0215 0217 0233 0235 0236 0237 0240 0242
			0250 0252 0254 0260 0262 0264 0270 0271 0272 0277 0285 0287 0288 0289 0292 0294
			0304 0306 0308 0311 0313 0315 0317 0319 0321 0323 0326 0327 0328
PE24	8014	0022	
PE8	804A	0076	
PRBYT1	800A	0012	0019 0021
PRBYTE	800E	0016	0062 0064 0257 0267 0280 0282
RCM	80DC	0222	0204
READ1	808F	0145	0150
READ2	80BC	0190	0195
SPACEOUT	8028	0042	0044
SYSPE	8020	0034	0033 0077
WCH	80D9	0219	0202
WRITE5A	8068	0106	0218

March 29, 1978

210-6793 TEST PROGRAM

1. INTRODUCTION

210-6793 REGISTERS AND I/O TEST PROGRAM

The 210-6793 registers and I/O test program was written to be used as a helpful aid in the troubleshooting and repair of the 6793 module.

The program utilizes "building-block techniques" of testing. That is, test the module in various steps starting with very basic testing of registers, source selectors, etc., and advance onward utilizing what is "known good" to then test other parts of the module in more detail.

Visual display is implemented wherever possible.

The test program is designed to be run exclusively out of PROM for two basic reasons:

- 1) To eliminate the complexity of having to use the bootstrap/utility PROMs for initial module troubleshooting.
- 2) Possible module failures could prevent the loading of the test program from disk or other media.

2. INSTALLATION/OPERATION

Please refer to the "Module Repair Guide #4" for information needed to install and operate equipment associated with 2200VP system repair. The only additional equipment would be the following set of debug PROMs associated with the 6793 test program.

	PROM	BOARD	LOCATION
#1	378-2187	6789	L27
#2	378-2188	6789	L28
#3	378-2189	6789	L29

3. GENERAL TEST INFORMATION

POWER ON

As power is applied to the system, a micro trap to PROM address 8003 occurs which begins test operation.

START

Inhibit inputs and clear CRT display.

INITIAL TEST SEQUENCE

Initially a "K" is written into the K register and a check is made to insure that it did in fact get written properly. If the K register = "K" (Hex 4B), the letter "K" is displayed on the CRT. This technique is used for all file registers as well. At the successful completion of this test, the following should be displayed on the CRT:

K 0 1 2 3 4 5 6 7

If an error is detected during execution of this routine, the micro program will execute a branch to the beginning of the subtest that failed, resulting in a continuous looping operation. This is done in an effort to aid in troubleshooting.

NOTE:

If a register fails in this test phase, no print out on CRT will occur for that particular register and any registers that follow.

EXAMPLE: File register #2 fails

Print Out = K 0 1

No "2" is printed because of a failure in register #2. No other registers will be tested until the register #2 failure is gone. At this point the program should be looping in a short routine that puts a "2" in register #2 and does a conditional branch test to check that the "2" was written properly.

INPUT SEQUENCE

After K 0 1 2 3 4 5 6 7 is printed on CRT, display stops and the micro program waits for keyboard input. This test is a visual test of input to the K register and associated logic from the keyboard. For every key struck, a character is printed on the CRT (echo mode). It is up to the operator to verify that the key struck is the character printed. By typing the alphabet and numerics 0-9, most possible bit combinations will be displayed. This test is terminated by striking the "RETURN (EXEC)" key.

TEST0-TEST9

After RETURN (EXEC) key is struck, a series of ten tests are run continuously with visual display on CRT. The sequence of events is as follows:

- 1) Print Test# on CRT.
- 2) Execute test.
- 3) If failure results, print error. Go to beginning of test and repeat operation.
- 4) If no error results, go to next test.
- 5) After completion of test 9, restart at test 0.

TEST#0 DESCRIPTION

Test 0 is a two-part test. Part 1 tests that the K register and all file registers can be cleared (=0). Part 2 tests the same registers by setting them equal to all ones (FF HEX). If a failure

results, the program will print "ERROR" on the CRT and restart at the beginning of the failing subtest. Prior to part 1, the K register was cleared and checked in a small routine labeled "START1". In this subtest if K register failed, the program will loop attempting to re-clear K.

TEST#1 DESCRIPTION

Test 1 is a test of the K register. The register is first cleared and then incremented one step at a time (00-FF HEX) continuously checking that the operation was successful. The K register was previously tested to ensure it could be cleared (all 0) as well as set to all ones (FF). The compare operation uses file register 1 to check the K register; the file register was also tested prior to this test for bits stuck hi or low (set clear). If either K register or file #1 fail, this test will print out "ERROR" and restart.

TEST#2 DESCRIPTION

This is a test of all file registers ability to be incremented from 00-FF (HEX). The K register, which is now known to be good (able to be incremented from 00-FF), is used as the comparison register. The test operates in a chain mode fashion, that is, the K register is incremented and moved into F0. Then F0 is moved to F1, F1 to F2, etc. Finally, file register 7 is compared to the K register to see if all registers were written properly. If a failure results, the program will restart.

TEST#3 DESCRIPTION

This test clears the SH register and the SL register and checks that both registers are, in fact, clear.

NOTE:

The SH register ready bit (SH=08 HEX) is masked out because it is randomly set by I/O devices.

TEST#4 DESCRIPTION

This is a test of the SL register's ability to be stepped from 00 to FF (HEX) one step at a time comparing it to file register 2 which was previously tested. Any error will restart this test.

TEST#5 DESCRIPTION

This is a test of the SH register's ability to be stepped from 00 to FF (HEX) one step at a time, comparing it to file register 0 which was previously tested. A fairly complex mask compare operation is performed due to the ready bit problem. Any error will restart this test.

TEST#6 DESCRIPTION

This test is very similar to Test#2 with the exception that it incorporates the SL register in the chain mode testing.

TEST#7 DESCRIPTION

This test fills file registers 0-7 with several worst case patterns and checks to see that they were written properly.

F0=5A	F4=AA
F1=A5	F5=A5
F2=5A	F6=5A
F3=55	F7=A5

These patterns are generated by multiple shift operations and moved into the appropriate registers.

TEST#8 DESCRIPTION

This test moves four worst case patterns through all eight file registers and checks to see that only one register was altered at a time. The following is an example using F0:

F0 initial value=5A. In the first move F0 goes to an A5, the second move F0 goes to 55, the third move F0 goes to AA and finally the fourth move puts the 5A back in F0. At this time, a check is performed to see if any other registers were altered.

TEST#9 DESCRIPTION

This test writes one location in control memory and reads the same location, checking to see that it was written properly. The purpose of this test is to exercise some previously untested inputs to the registers through source selectors (on the read control memory instruction, registers K, PH, PL are used as input registers and during the write control memory instruction they are used as output registers).

PARITY ERRORS

The program has the ability to detect and display both control memory and data memory parity errors on the CRT. The address that is displayed on the CRT, when either error occurs, is decremented by 1. Thus if a parity error occurs, the print out address is the last valid instruction. The next instruction is the instruction that caused the error.

After the error is printed on the CRT, the program hangs in a branch-on-self routine, waiting for reset to be struck on keyboard.

RESET

If at any time during execution the program gets hung, the reset key may be struck which will restart the program at the very beginning.

FORCE PROGRAM START FIRST PROM ADDRESS
 CONTROL MEMORY PARITY ERROR TRAPS HERE
 RESET TRAPS HERE
 DATA MEMORY PARITY ERROR TRAPS HERE
 POWER ON TRAPS HERE
 BRANCH SELF SHOULD NEVER HAVE GOTTEN HERE

8000	5DE680	8000	ORG	8000
8001	DC1080	2	B	PE24
8002	DDEB80	3	B	START
8003	DC1080	4	B	PE8
8004	DC0480	5	B	START
8005	5C0580	6	B	*
8006	5C0680	7	B	*
8007	DC0780	8	B	*
8008	DC0880	9	B	*
8009	5C0980	10	B	*
800A	5C0A80	11	B	*
800B	DC0B80	12	B	*
800C	5C0C80	13	B	*
800D	DC0D80	14	B	*
800E	DC1080	15	B	*
800F	800000	16	B	START
		17	INSTR	800000

18	*	18	INIT	
19	*	19	4B,K	
20	*	20	OB,K,*-1	
		21	OB,K,*-2	
		22	OBSTROBE	
		23	30,F0	
		24	00,F0,*-1	
		25	03,F0,*-2	
		26	F0,K	
		27	OBSTROBE	
		28	31,F1	
		29	01,F1,*-1	
		30	03,F1,*-2	
		31	F1,K	
		32	OBSTROBE	
		33	32,F2	
		34	02,F2,*-1	
		35	03,F2,*-2	
		36	F2,K	
		37	OBSTROBE	
		38	33,F3	
		39	03,F3,*-1	
		40	03,F3,*-2	
		41	F3,K	
		42	OBSTROBE	
		43		
		44		
		45		

8010	D56480	21	SB	START	21	INIT
8011	A10EBF	22	MVI		22	4B,K
8012	F811BE	23	BNEL		23	OB,K,*-1
8013	7C114E	24	BNEH		24	04,K,*-2
8014	556080	25	SB		25	OBSTROBE
8015	20C00F	26	MVI		26	30,F0
8016	781500	27	BNEL		27	00,F0,*-1
8017	FC1530	28	BNEH		28	03,F0,*-2
8018	A00E00	29	MV		29	F0,K
8019	556080	30	SB		30	OBSTROBE
801A	20C11F	31	MVI		31	31,F1
801B	781A11	32	BNEL		32	01,F1,*-1
801C	7C1A31	33	BNEH		33	03,F1,*-2
801D	200E01	34	MV		34	F1,K
801E	556080	35	SB		35	OBSTROBE
801F	20C22F	36	MVI		36	32,F2
8020	781F22	37	BNEL		37	02,F2,*-1
8021	7C1F32	38	BNEH		38	03,F2,*-2
8022	200E02	39	MV		39	F2,K
8023	556080	40	SB		40	OBSTROBE
8024	20C33F	41	MVI		41	33,F3
8025	F82433	42	BNEL		42	03,F3,*-1
8026	7C2433	43	BNEH		43	03,F3,*-2
8027	A00E03	44	MV		44	F3,K
8028	556080	45	SB		45	OBSTROBE

CLEAR SCREEN DISPLAY INPUTS
 PUT HEX "K" IN REG. K
 BRANCH BACK 1 IF LOW HALF K NOT = 0B
 BRANCH BACK 2 IF HIGH HALF K NOT = 04
 PRINT "K" ON CRT
 PUT HEX "0" IN F0
 CHECK F0 LOW =00
 CHECK F0 HIGH =03
 PUT F0 IN K
 PRINT "0" ON CRT
 PUT "1" IN F1
 LOW HALF F1=01?
 HIGH HALF F1=03
 PUT F1 IN K
 PRINT "1" ON CRT
 PUT "2" IN F2
 LOW F2=02?
 HIGH F2=03?
 PUT F2 IN K
 PRINT "2" ON CRT
 PUT "3" IN F3
 LOW F3=03?
 HIGH F3=03?
 PUT F3 IN K
 PRINT "3" ON CRT

8029	20C44F	46	MVI	34, F4	PUT "4" IN F4
802A	782944	47	BNEL	04, F4, *-1	LOW F4 =04?
802B	7C2934	48	BNEH	03, F4, *-2	HIGH F4=03?
802C	200E04	49	MV	F4, K	PUT F4 IN K
802D	556080	50	SB	OBSTROBE	PRINT "4" ON CRT
802E	20C55F	51	MVI	35, F5	PUT "5" IN F5
802F	F82E55	52	BNEL	05, F5, *-1	LOW F5=05?
8030	7C2E35	53	BNEH	03, F5, *-2	HIGH F5=03?
8031	A00E05	54	MV	F5, K	PUT F5 IN K
8032	556080	55	SB	OBSTROBE	PRINT "5" ON CRT
8033	20C66F	56	MVI	36, F6	PUT "6" IN F6
8034	F83366	57	BNEL	06, F6, *-1	LOW F6=06?
8035	7C3336	58	BNEH	03, F6, *-2	HIGH F6=03?
8036	A00E06	59	MV	F6, K	PUT F6 IN K
8037	556080	60	SB	OBSTROBE	PRINT "6" ON CRT
8038	20C77F	61	MVI	37, F7	PUT "7" IN F7
8039	783877	62	BNEL	07, F7, *-1	LOW F7=07?
803A	7C3837	63	BNEH	03, F7, *-2	HIGH F7=03?
803B	200E07	64	MV	F7, K	PUT F7 IN K
803C	556080	65	SB	OBSTROBE	PRINT "7" ON CRT
803D	556A80	66	SB	CRLF	CARRIAGE RETURN LINE FEED TO CRT
803E	A00D0F	67	MVI	00, SH	CLEAR SH TO ENABLE INPUT
803F	200E1F	68	MVI	01, K	ENABLE KEYBOARD INPUT
8040	555980	69	SB	ENABLE	SELECT KEYBOARD AS INPUT CHANNEL
8041	68412D	70	INPUT	2, SH, *	WAIT FOR INPUTED CHARECTER
8042	7845DE	71	BNEL	0D, K, **3	CHECK TO SEE IF CHARECTER IS A CARRIAGE RETURN
8043	7C450E	72	BNEH	0, K, **2	IF IT IS THEN GO TO NEXT TEST, IF NOT NEXT KEY
8044	DC4A80	73	B	STARTO	NEXT TEST
8045	A0000E	74	MV	K, F0	MOVE CHAR. INPUT TO F0
8046	D55880	75	SB	ENABLE5	ENABLE OUTPUT TO CRT
8047	A00E00	76	MV	F0, K	PUT CHAR. BACK NOW
8048	556080	77	SB	OBSTROBE	PRINT KEY STRUCK
8049	DC3E80	78	B	INTEST	GET NEXT KEY
804A	D56480	79	SB	INIT	INHIBIT INPUTS , DISABLE TRAPS
		80	*		
		81	*		
		82	*		
804B	A00E0F	83	MVI	00, K	0 KREG AND CHECK THAT IT IS CLEARED
804C	20000F	84	MVI	00, F0	0 FILE REG 0
804D	FC4B0E	85	BNEH	00, K, *-2	CHECK K REG = 0
804E	784B0E	86	BNEL	00, K, *-3	
804F	D84B0E	87	BNR	F0, K, *-4	CHECK F0 = 0
8050	9D0050	88	TESTO	*	PUSH TEST ADDRESS ON STACK. TEST REGS. CAN BE CLEAR
8051	05800F	89	TPS		
8052	20C00F	90	MVI	30, F0	

8053 D57A80	817A	91	91	SB	TEST#	PRINT ON CRT TEST # 0
8054 860000	817A	92	92	XORX	F1F0,F1F0,F1F0	CLEAR F1 AND F0: CLEAR ALL FILE REGS
8055 060222		93	93	XORX	F3F2,F3F2,F3F2	CLEAR F3 AND F2
8056 060444		94	94	XORX	F5F4,F5F4,F5F4	CLEAR F5 AND F4
8057 860666		95	95	XORX	F7F6,F7F6,F7F6	CLEAR F7 AND F6
8058 7D8A00	818A	96	96	BNEH	00,F0,ERROR	CHECK ALL FILE REGS.=0
8059 F98A00	818A	97	97	BNEL	00,F0,ERROR	F0=0?
805A D98A01	818A	98	98	BNR	F0,F1,ERROR	
805B 598A12	818A	99	99	BNR	F1,F2,ERROR	
805C D98A23	818A	100	100	BNR	F2,F3,ERROR	
805D D98A34	818A	101	101	BNR	F3,F4,ERROR	
805E D98A45	818A	102	102	BNR	F4,F5,ERROR	
805F 598A56	818A	103	103	BNR	F5,F6,ERROR	
8060 D98A67	818A	104	104	BNR	F6,F7,ERROR	F7=0?
8061 200F0F		105	105	NOP		
8062 200F0F		106	106	NOP		
8063 9D0063	8063	107	107	LPI	*	TEST THAT ALL FILE REGS. AND K SET TO FF
8064 05800F		108	108	TPS		
8065 A3CEFF		109	109	MVI	OFF,K	SET K = ALL ONES
8066 798AFE	818A	110	110	BNEL	OF,K,ERROR	LOW K = OF
8067 FD8AFE	818A	111	111	BNEH	OF,K,ERROR	HIGH K = OF
8068 A0000E		112	112	MV	K,F0	FF-F0
8069 A00100		113	113	MV	F0,F1	FF-F1
806A 0202E0		114	114	MVX	F1F0,F3F2	FF-F3,F2
806B 8204E2		115	115	MVX	F3F2,F5F4	FF-F4,F5
806C 0206E4		116	116	MVX	F5F4,F7F6	FF-F6,F7
806D D98A0E	818A	117	117	BNR	F0,K,ERROR	CHECK ALL FILE REGISTERS = FF ALL ONES
806E 598A1E	818A	118	118	BNR	F1,K,ERROR	
806F 598A2E	818A	119	119	BNR	F2,K,ERROR	
8070 D98A3E	818A	120	120	BNR	F3,K,ERROR	
8071 598A4E	818A	121	121	BNR	F4,K,ERROR	
8072 D98A5E	818A	122	122	BNR	F5,K,ERROR	
8073 D98A6E	818A	123	123	BNR	F6,K,ERROR	
8074 598A7E	818A	124	124	BNR	F7,K,ERROR	
8075 200F0F		125	125	NOP		
8076 200F0F		126	126	NOP		
8077 9D0077	8077	127	127	LPI	*	INCREMENT K AND COMPARE TO F1
8078 A0C01F		128	128	MVI	31,F0	PRINT TEST # 1
8079 D57A80	817A	129	129	SB	TEST#	
807A 200F0F		130	130	NOP		
807B A00E0F		131	131	MVI	00,K	CLEAR K
807C A0010F		132	132	MVI	00,F1	CLEAR F1
807D 200E01		133	133	MV	F1,K	START OF LOOP INCREMENT F1 MOVE IT TO K AND CHECK
807E 598A1E	818A	134	134	BNR	F1,K,ERROR	
807F 7881F1	8081	135	135	BNEL	OF,F1,*+2	CHECK FOR LAST PATTERN (256 TIMES?)

8080 F483F1	136	8083	136	BEQH	OF,F1,*+3	INCR. TEST PATTERN
8081 AC0111	137	807D	137	AI	01,F1,F1	
8082 5C7D80	138		138	B	LOOP	
8083 200F0F	139		139	NOP	*	TEST ALL FILE REGS. CHAIN MODE INCREMENT 00-FF
8084 9D0084	140	8084	140	LPI	TEST2	
8085 05800F	141		141	TPS	141	
8086 A0C02F	142		142	MVI	32,F0	
8087 D57A80	143	817A	143	SB	TEST#	PRINT TEST#2 ON CRT
8088 A00E0F	144		144	MVI	00,K	
8089 A0000E	145		145	MV	K,F0	INCR AND CHECK ALL FILE REGS.
808A A00100	146		146	MV	F0,F1	MOVE F0-F1-F2-F3-F4-F5-F6-F7 CHECK K=F7
808B 0202E0	147		147	VMX	F1F0,F3F2	
808C 8204E2	148		148	VMX	F3F2,F5F4	
808D 0206E4	149		149	VMX	F5F4,F7F6	
808E 598A7E	150	818A	150	BNR	F7,K,ERROR	
808F F891FE	151	8091	151	BNEL	OF,K,*+2	CHECK FOR LAST PATTERN (FF)
8090 7495FE	152	8095	152	BEQH	OF,K,*+5	IF LAST PATTERN GO TO NEXT TEST
8091 AC0E1E	153		153	AI	01,K,K	
8092 200F0F	154		154	NOP	,	
8093 200F0F	155		155	NOP	,	
8094 DC8980	156	8089	156	B	LOOP1	NEXT PATTERN TEST
8095 200F0F	157		157	NOP	,	
8096 DC9780	158	8097	158	B	TEST3	
	159		159	*	*	
	160		160	*	*	
	161		161	*	*	
	162		162	*	*	
8097 1D0097	163		163	TEST3	*	THIS TEST CLEARS SH AND SL AND CHECKS
8098 05800F	164		164	LPI	33,F0	
8099 20C03F	165		165	TPS	TEST#	PRINT TEST#3
809A D57A80	166	817A	166	MVI	00	
809B 190000	167	0000	167	SB	PHPL,SHSL	CLEAR ALL BUT READY BIT IN SH
809C 020CE8	168		168	LPI	00,F0	SL=0?
809D 20000F	169		169	TPS	F0,SL,ERROR	MASK OUT READY BIT AFTER IT SETS AND TEST SH=0
809E 598A0C	170	818A	170	MVI	8,SH,*	
809F 689F8D	171	809F	171	BNR	08,SH,ERROR	
80A0 F98A8D	172	818A	172	BFL	00,SH,ERROR	
80A1 FD8A0D	173	818A	173	BNEL	*	
	174		174	BNEH	*	
80A2 1D00A2	175	80A2	175	LPI	34,F0	PRINT TEST#4 ON CRT
80A3 05800F	176		176	TPS	TEST#	STEP SL 00-FF AND CHECK COMPARE WITH F2
80A4 A0C04F	177		177	MVI	00,F2	
80A5 D57A80	178	817A	178	SB	F2,SL	
80A6 A0020F	179		179	MVI		
80A7 A00C02	180		180	MV		

80A8	D98A2C	181A	181	BNR	F2,SL,ERROR	CHECK FOR LAST INCREMENT
80A9	F8ABF2	182	182	BNEL	OF,F2,**2	
80AA	F4ADF2	183	183	BEQH	OF,F2,**3	
80AB	AC0212	184	184	AI	01,F2,F2	
80AC	DCA780	185	185	B	LOOP2	NEXT PATTERN
		186	186	*		
		187	187	*		
80AD	1D00AD	188	188	LPI	*	
80AE	05800F	189	189	TPS	,	
80AF	20C05F	190	190	MVI	35,F0	
80B0	D57A80	191	191	SB	TEST#	PRINT TEST#5 ON CRT
80B1	A00E0F	192	192	MVI	00,K	TEST SH STEP 00-FF CHECK COMPARE TO F0
80B2	20000F	193	193	MVI	00,F0	
80B3	A00D00	194	194	MV	F0,SH	
80B4	200E8F	195	195	MVI	08,K	
80B5	00000E	196	196	OR	F0,K,F0	SET UP MASK IN K REG.
80B6	2B80F0	197	197	ANDI	0EF,F0,F0	OR IN MASK TO F0
80B7	68B78D	198	198	BFL	8,SH,*	STRIP UNWANTED BITS
80B8	D98A0D	199	199	BNR	F0,SH,ERROR	WAIT FOR READY
80B9	A04000	200	200	ORI	10,F0,F0	CHECK
80BA	78BCF0	201	201	BNEL	OF,F0,**2	SECOND MASK
80BB	F4BEF0	202	202	BEQH	OF,F0,**3	CHECK FOR LAST PATTERN
80BC	AC0010	203	203	AI	01,F0,F0	NEXT PATTERN
80BD	DCB380	204	204	B	LOOP5	
80BE	9D00BE	205	205	LPI	*	
80BF	05800F	206	206	TPS	,	
80C0	20C06F	207	207	MVI	36,F0	
80C1	D57A80	208	208	SB	TEST#	PRINT TEST#6
80C2	20000F	209	209	MVI	00,F0	
80C3	A00E00	210	210	MV	F0,K	
80C4	D98A0E	211	211	BNR	F0,K,ERROR	THIS IS THE 2ND CHAIN MODE TEST BUT INCLUDES SL
80C5	A00100	212	212	MV	F0,F1	
80C6	0202E0	213	213	VMX	F1F0,F3F2	
80C7	8204E2	214	214	VMX	F3F2,F5F4	
80C8	0206E4	215	215	VMX	F5F4,F7F6	
80C9	D98A07	216	216	BNR	F0,F7,ERROR	
80CA	A00C07	217	217	MV	F7,SL	
80CB	598A0C	218	218	BNR	F0,SL,ERROR	CHECK ALL REGS.=
80CC	200F0F	219	219	NOP	,	
80CD	200F0F	220	220	NOP	,	
80CE	78D0F0	221	221	BNEL	OF,F0,**2	
80CF	F4D2F0	222	222	BEQH	OF,F0,**3	CHECK FOR LAST PATTERN
80D0	AC0010	223	223	AI	01,F0,F0	
80D1	5CC380	224	224	B	LOOP4	NEXT PATTERN
80D2	200F0F	225	225	NOP	,	

80D3 1D00D3	80D3	1	227	TEST7	LPI	*	PRINT TEST#7
80D4 05800F		2	228		TPS		PUT "5A" IN F0
80D5 A0C07F		3	229		MVI	37,F0	PUT "A5" IN F1
80D6 D57A80	817A	4	230		SB	TEST#	CLEAR F2
80D7 2140AF		5	231		MVI	5A,F0	SHIFT LL---F2="5A"
80D8 A2815F		6	232		MVI	0A5,F1	CHECK F2="5A"
80D9 A0020F		7	233		MVI	00,F2	SHIFT---F3="55"
80DA 004201		8	234		SHLL	F0,F1,F2	CHECK F3="55"
80DB 798AA2	818A	9	235		BNEL	0A,F2,ERROR	SHIFT---F4="AA"
80DC FD8A52	818A	10	236		BNEH	05,F2,ERROR	CHECK F4="AA"
80DD 044301		11	237		SHLH	F0,F1,F3	SHIFT---F5="A5"
80DE F98A53	818A	12	238		BNEL	05,F3,ERROR	CHECK F5="A5"
80DF 7D8A53	818A	13	239		BNEH	05,F3,ERROR	SHIFT---F6="5A"
80E0 884401		14	240		SHLL	F0,F1,F4	CHECK F6="5A"
80E1 798AA4	818A	15	241		BNEL	0A,F4,ERROR	SHIFT---F7="A5"
80E2 FD8AA4	818A	16	242		BNEH	0A,F4,ERROR	CHECK F7="A5"
80E3 8C4501		17	243		SHHH	F0,F1,F5	
80E4 F98A55	818A	18	244		BNEL	05,F5,ERROR	
80E5 7D8AA5	818A	19	245		BNEH	0A,F5,ERROR	
80E6 804601		20	246		SHLL	F0,F1,F6	
80E7 F98AA6	818A	21	247		BNEL	0A,F6,ERROR	
80E8 7D8A56	818A	22	248		BNEH	05,F6,ERROR	
80E9 0C4701		23	249		SHHH	F0,F1,F7	
80EA 798A57	818A	24	250		BNEL	05,F7,ERROR	
80EB FD8AA7	818A	25	251		BNEH	0A,F7,ERROR	
		26	252	*			
		27	253	*			
		28	254	*			
80EC 1D00EC	80EC	29	255	TEST8	LPI	*	PRINT TEST#8
80ED 05800F		30	256		TPS	38,F0	F0=5A=A5=55-AA=5A CHECK NO OTHER REGS CHANGE
80EE A0C08F		31	257		MVI	TEST#	
80EF D57A80	817A	32	258		SB	F1,F0	
80F0 A00001		33	259		MV	F0,F1,ERROR	
80F1 D98A01	818A	34	260		BNR	F3,F0	
80F2 200003		35	261		MV	F0,F3,ERROR	
80F3 598A03	818A	36	262		BNR	F4,F0	
80F4 A00004		37	263		MV	F0,F4,ERROR	
80F5 D98A04	818A	38	264		BNR	F6,F0	
80F6 200006		39	265		MV	F0,F6,ERROR	
80F7 598A06	818A	40	266		BNR	FILCHK	
80F8 55F080	81F0	41	267		SB		
		42	268	*			
		43	269	*			
		44	270	*			
80F9 200102		45	271		MV	F2,F1	F1=A5=5A-AA=55=A5

80FA 598A12	46	272	BNR	F1,F2,ERROR	F2=5A=A5=55=AA=5A	
80FB 200104	47	273	MV	F4,F1		
80FC 598A14	48	274	BNR	F1,F4,ERROR		
80FD A00103	49	275	MV	F3,F1		
80FE D98A13	50	276	BNR	F1,F3,ERROR		
80FF A00105	51	277	MV	F5,F1		
8100 D98A15	52	278	BNR	F1,F5,ERROR		
8101 55F080	53	279	SB	FILCHK		
	54	280	*			
	55	281	*			
	56	282	*			
8102 A00205	57	283	MV	F5,F2		
8103 D98A25	58	284	BNR	F2,F5,ERROR		
8104 A00203	59	285	MV	F3,F2		
8105 D98A23	60	286	BNR	F2,F3,ERROR		
8106 200204	61	287	MV	F4,F2		
8107 598A24	62	288	BNR	F2,F4,ERROR		
8108 A00206	63	289	MV	F6,F2		
8109 D98A26	64	290	BNR	F2,F6,ERROR		
810A 55F080	65	291	SB	FILCHK		
	66	292	*			
	67	293	*			
	68	294	*			
810B 200506	69	295	MV	F6,F5	F5=A5=5A=AA=55=A5	
810C 598A56	70	296	BNR	F5,F6,ERROR		
810D A00504	71	297	MV	F4,F5		
810E D98A54	72	298	BNR	F5,F4,ERROR		
810F 200503	73	299	MV	F3,F5		
8110 598A53	74	300	BNR	F5,F3,ERROR		
8111 A00507	75	301	MV	F7,F5		
8112 D98A57	76	302	BNR	F5,F7,ERROR		
8113 55F080	77	303	SB	FILCHK		
	78	304	*			
	79	305	*			
	80	306	*			
8114 A00607	81	307	MV	F7,F6		F6=5A=A5=55=AA=5A
8115 D98A67	82	308	BNR	F6,F7,ERROR		
8116 200603	83	309	MV	F3,F6		
8117 598A63	84	310	BNR	F6,F3,ERROR		
8118 A00604	85	311	MV	F4,F6		
8119 D98A64	86	312	BNR	F6,F4,ERROR		
811A 200600	87	313	MV	F0,F6		
811B 598A60	88	314	BNR	F6,F0,ERROR		
811C 55F080	89	315	SB	FILCHK		
	90	316	*			

Line #	Code	Label	Function	Test #
91				
92				
93				
94	818A	MV	F0, F7	F7=A5=5A=AA=55=A5
95		BNR	F7, F0, ERROR	
96	818A	MV	F4, F7	
97		BNR	F7, F4, ERROR	
98	818A	MV	F3, F7	
99		BNR	F7, F3, ERROR	
100	818A	MV	F1, F7	
101	81F0	BNR	F7, F1, ERROR	
102		SB	FILCHK	
103				
104				
105				
106	818A	MV	F4, F3	F3=55=AA=5A=A5=55
107		BNR	F3, F4, ERROR	
108	818A	MV	F6, F3	
109		BNR	F3, F6, ERROR	
110	818A	MV	F7, F3	
111		BNR	F3, F7, ERROR	
112	818A	MVI	55, F3	
113	818A	BNEL	05, F3, ERROR	
114	81F0	BNEH	05, F3, ERROR	
115		SB	FILCHK	
116				
117				
118				
119	818A	MV	F3, F4	F4=AA=55=A5=5A=AA
120		BNR	F4, F3, ERROR	
121	818A	MV	F5, F4	
122		BNR	F4, F5, ERROR	
123	818A	MV	F6, F4	
124		BNR	F4, F6, ERROR	
125	818A	MVI	0AA, F4	
126	818A	BNEL	0A, F4, ERROR	
127	81F0	BNEH	0A, F4, ERROR	
128		SB	FILCHK	
129				
130	813A	LPI		
131		TPS		
132		MVI	39, F0	
133	817A	SB	TEST#	PRINT TEST#9
134	8146	LPI	**+8	
135		TPS		

8140	994000	1000	362	LPI	1000	SET UP CONTROL MEMORY ADDRESS= 1000
8141	05800F		363	TPS	,	PUSH ADDRESS ON STACK
8142	234E5F		364	MVI	0D5,K	SET DATA TO BE WRITTEN IN K
8143	2289AF		365	MVI	0AA,PH	SET DATA TO BE WRITTEN IN PH
8144	A1485F		366	MVI	55,PL	SET DATA TO BE WRITTEN IN PL
8145	078400		367	SR,WCM	,	WRITE CONTROL MEMORY ADDRESS 1000
8146	A00E0F		368	MVI	00,K	CLEAR K
8147	20090F		369	MVI	00,PH	CLEAR PH
8148	A0080F		370	MVI	00,PL	CLEAR PL
8149	1D014E	814E	371	LPI	*+5	
814A	05800F		372	TPS	,	PUSH READ ADDRESS ON STACK
814B	994000	1000	373	LPI	1000	READ CONTROL MEMORY ADDRESS 1000
814C	05800F		374	TPS	,	CHECK THAT DATA WRITTEN IS THE SAME AS READ
814D	878600		375	SR,RCM	,	
814E	798AAE	818A	376	BNEL	0A,K,ERROR	
814F	7D8A2E	818A	377	BNEH	02,K,ERROR	
8150	F98AA9	818A	378	BNEL	0A,PH,ERROR	
8151	7D8AA9	818A	379	BNEH	0A,PH,ERROR	
8152	798A58	818A	380	BNEL	05,PL,ERROR	
8153	FD8A58	818A	381	BNEH	05,PL,ERROR	
8154	200F0F		382	NOP	,	
8155	200F0F		383	NOP	,	WAIT APPROXIMATELY ONE SECOND FOR SCREEN DISPLAY
8156	D60180	8201	384	SB	SEC1	RESTART CONTINUOUS TEST
8157	DC4A80	804A	385	B	STARTO	

8158 A00E5F	1	387	ENABLE5	MVI	5, K	SET CRT ADDR.
8159 178C00	2	388	ENABLE	CIO	OCO	ADDR. STROBE
815A D55B80	3	389	DELAY10	SB	DELAY5	
815B 555C80	4	390	DELAY5	SB	**+1	
815C D55D80	5	391		SB	**+1	
815D 200F0F	6	392		NOP	,	
815E 200F0F	7	393		NOP	,	
815F 87800F	8	394		SR	,	
	9	395	*			
	10	396	*			
8160 E9608D	11	397	OBSTROBE	BFL	8, SH, *	WAIT FOR DEVIE READY
8161 D55B80	12	398		SB	DELAY5	
8162 978200	13	399		CIO	20	
8163 5D5B80	14	400		B	DELAY5	
	15	401	*			
	16	402	*			
8164 A00DBD	17	403	INIT	ORI	OB, SH, SH	INHIBIT INPUT
8165 284DFD	18	404		ANDI	1F, SH, SH	SET NO TRAP, 4OBIT, HALT/STEP OFF
8166 D55880	19	405		SB	ENABLE5	
8167 A00E3F	20	406		MVI	03, K	
8168 556080	21	407		SB	OBSTROBE	
8169 87800F	22	408		SR	,	CLEAR CRT
	23	409	*			
	24	410	*			
816A D55880	25	411	CRLF	SB	ENABLE5	THIS ROUTINE PRINTS CARRIAGE RETURN LINE FEED
816B 200EDF	26	412		MVI	0D, K	
816C 556080	27	413		SB	OBSTROBE	CR
816D A00EAF	28	414		MVI	0A, K	
816E 556080	29	415		SB	OBSTROBE	LF
816F 87800F	30	416		SR	,	
	31	417	*			
	32	418	*			
8170 D55880	33	419	SPACE	SB	ENABLE5	PRINT A SPACE
8171 208E0F	34	420		MVI	20, K	
8172 556080	35	421		SB	OBSTROBE	
8173 87800F	36	422		SR	,	
	37	423	*			
	38	424	*			
8174 D55880	39	425	INITCRT	SB	ENABLE5	
8175 200E1F	40	426		MVI	01, K	HOME CURSOR
8176 556080	41	427		SB	OBSTROBE	
8177 A00E3F	42	428		MVI	03, K	
8178 556080	43	429		SB	OBSTROBE	CLR CRT
8179 87800F	44	430		SR	,	
	45	431	*			

46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90		
817A D55880	817B 214E4F	817C 556080	817D 210E5F	817E 556080	817F A14E3F	8180 556080	8181 214E4F	8182 556080	8183 208E3F	8184 556080	8185 D57080	8186 D59880	8187 200F0F	8188 556A80	8189 87800F				818A D55880	818B 210E5F	818C 556080	818D 214E2F	818E 556080	818F 214E2F	8190 556080	8191 210EFF	8192 556080	8193 214E2F	8194 556080	8195 556A80	8196 D60180	8197 87800F														
432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476		
*																	*	*	ERROR														*	*	*	*	*	*				*	*	*		
ENABLE5	54,K	OBSTROBE	45,K	OBSTROBE	53,K	OBSTROBE	54,K	OBSTROBE	23,K	OBSTROBE	SPACE	PRTBYTE	,	CRLF	,				ENABLE5	45,K	OBSTROBE	52,K	OBSTROBE	52,K	OBSTROBE	4F,K	OBSTROBE	52,K	OBSTROBE	CRLF	SECI	,														
SB	MVI	SB	MVI	SB	MVI	SB	MVI	SB	MVI	SB	SB	NOP	SB	SR				SB	MVI	SB	MVI	SB	MVI	SB	MVI	SB	MVI	SB	SB	SB	SB	SR														
TEST#																																														

WAIT APP. ONE SECOND FOR DISPLAY PURPOSES

THIS IS A ROUTINE TO PRINT FILE REG 0

THESE ROUTINES PRINT PARITY ERROR ADDR.

819B	21430F	91	477	SYSPE	MVI	C'P',F3
819C	21025F	92	478	SYSVE	MVI	C'E',F2
819D	2100DF	93	479		MVI	C'M',F0
819E	D55880	8158	480	SYSERROR	SB	ENABLE5
819F	200E1F	95	481		MVI	01,K
81A0	556080	8160	482		SB	OBSTROBE
81A1	208E0F	97	483		MVI	20,K
81A2	A0040F	98	484		MVI	00,F4
81A3	556080	8160	485	SPACEOUT	SB	OBSTROBE
81A4	98C44F	100	486		AC,,1	F4,,F4
81A5	7DA354	81A3	487		BNEH	5,F4,SPACEOUT
81A6	200E1F	102	488		MVI	01,K
81A7	556080	8160	489		SB	OBSTROBE
81A8	208EAF	104	490		MVI	C'*',K
81A9	556080	8160	491		SB	OBSTROBE
81AA	556080	8160	492		SB	OBSTROBE
81AB	556080	8160	493		SB	OBSTROBE
81AC	D57080	8170	494		SB	SPACE
81AD	A14E3F	109	495		MVI	C'S',K
81AE	556080	8160	496		SB	OBSTROBE
81AF	A14E9F	111	497		MVI	C'Y',K
81B0	556080	8160	498		SB	OBSTROBE
81B1	A14E3F	113	499		MVI	C'S',K
81B2	556080	8160	500		SB	OBSTROBE
81B3	214E4F	115	501		MVI	C'T',K
81B4	556080	8160	502		SB	OBSTROBE
81B5	210E5F	117	503		MVI	C'E',K
81B6	556080	8160	504		SB	OBSTROBE
81B7	A10EDF	119	505		MVI	C'M',K
81B8	556080	8160	506		SB	OBSTROBE
81B9	D57080	8170	507		SB	SPACE
81BA	210E5F	122	508		MVI	C'E',K
81BB	556080	8160	509		SB	OBSTROBE
81BC	214E2F	124	510		MVI	C'R',K
81BD	556080	8160	511		SB	OBSTROBE
81BE	214E2F	126	512		MVI	C'R',K
81BF	556080	8160	513		SB	OBSTROBE
81C0	210EFF	128	514		MVI	C'O',K
81C1	556080	8160	515		SB	OBSTROBE
81C2	214E2F	130	516		MVI	C'R',K
81C3	556080	8160	517		SB	OBSTROBE
81C4	D57080	8170	518		SB	SPACE
81C5	A08E8F	133	519		MVI	C('',K
81C6	556080	8160	520		SB	OBSTROBE
81C7	A00E03	135	521		MV	F3,K

81C8 556080	8160	136	522	SB	OBSTROBE
81C9 200E02	137	523		MV	F2,K
81CA 556080	8160	138	524	SB	OBSTROBE
81CB 200E01	139	525		MV	F1,K
81CC 556080	8160	140	526	SB	OBSTROBE
81CD A00E00	141	527		MV	F0,K
81CE 556080	8160	142	528	SB	OBSTROBE
81CF D57080	8170	143	529	SB	SPACE
81D0 200009	144	530		MV	PH,FO
81D1 D5E080	81E0	145	531	SB	PRTBITE
81D2 A00008	146	532		MV	PL,FO
81D3 D5E080	81E0	147	533	SB	PRTBITE
81D4 208E9F	148	534		MVI	C')',K
81D5 556080	8160	149	535	SB	OBSTROBE
81D6 D57080	8170	150	536	SB	SPACE
81D7 208EAF	151	537		MVI	C'*,K
81D8 556080	8160	152	538	SB	OBSTROBE
81D9 556080	8160	153	539	SB	OBSTROBE
81DA 556080	8160	154	540	SB	OBSTROBE
81DB DD6A80	816A	155	541	B	CRLF
	156	542	*		
	157	543	*		
81DC 49DE21	81DE	158	544	PRTBIT1	F2,F1,*+2
81DD AC0272	159	545		BLER	07,F2,F2
81DE 200E02	8160	160	546	AI	F2,K
81DF DD6080	161	547		MV	OBSTROBE
81E0 A0C19F	8160	162	548	B	39,F1
81E1 20C30F	163	549		MVI	30,F3
81E2 8C4203	164	550		MVI	F0,F3,F2
81E3 D5DC80	81DC	165	551	SHHH	PRTBIT1
81E4 084203	166	552		SB	F0,F3,F2
81E5 5DDC80	81DC	167	553	SHHL	PRTBIT1
	168	554	*	B	
	169	555	*		
81E6 8D800F	170	556		PE24	
81E7 800FFF	171	557		TSP	
81E8 21013F	819B	172	558	OR	
81E9 D59B80	819B	173	559	MVI	C'C',F1
81EA 5DEA80	81EA	174	560	SB	SYSPE
	175	561	*	B	*
	176	562	*		
81EB 8D800F	177	563		PE8	
81EC 800FFF	178	564		TSP	
81ED A1014F	819B	179	565	OR	
81EE D59B80	819B	180	566	MVI	C'D',F1
				SB	SYSPE

THESE ROUTINES PRINT CHARS.STORED IN FO

FAILING ADDR TO PC'S
 DECREMENT ADDR BY 1
 SET UP F1 TO PRINT OUT "PECM"
 PRINT OUT CONTROL MEM PARITY ERROR INFO
 HANG HERE UNTIL RESET IS STRUCK

FAILING ADDR. TO PC'S
 DECREMENT ADDR.
 SET UP F1 TO PRINT OUT "PEDM"
 PRINT OUT DATA MEMORY PARITY ERROR

HANG HERE WAITING FOR RESET TO BE STRUCK

THIS ROUTINE CHECKS WORST CASE PATT. UNCHANGED

81EF 5DEF80	181	567	B	*	
	182	568		*	
81F0 A14EAF	183	569		*	
81F1 D98A0E	184	570	FILCHK		5A, K
81F2 A28E5F	185	571	MVI		F0, K, ERROR
81F3 598A1E	186	572	BNR		0A5, K
81F4 A14EAF	187	573	MVI		F1, K, ERROR
81F5 598A2E	188	574	BNR		5A, K
81F6 A14E5F	189	575	MVI		F2, K, ERROR
81F7 D98A3E	190	576	BNR		55, K
81F8 A28EAF	191	577	MVI		F3, K, ERROR
81F9 598A4E	192	578	BNR		0AA, K
81FA A28E5F	193	579	MVI		F4, K, ERROR
81FB D98A5E	194	580	BNR		0A5, K
81FC A14EAF	195	581	MVI		F5, K, ERROR
81FD D98A6E	196	582	BNR		5A, K
81FE A28E5F	197	583	MVI		F6, K, ERROR
81FF 598A7E	198	584	BNR		0A5, K
8200 87800F	199	585	MVI		F7, K, ERROR
	200	586	SR		
	201	587		*	
	202	588		*	

THIS ROUTINE FORCES A SERIES OF INST. DELAYS
APP=TO ONE SECOND

8201 20000F	203	589	SECI		00, F0
8202 A00E0F	204	590	RESTR		00, K
8203 AC0E1E	205	591	WAIT1		01, K, K
8204 FA069E	206	592	BNEL		09, K, **2
8205 7608CE	207	593	BEQH		0C, K, **3
8206 D60D80	208	594	SB		DELAY50
8207 DE0380	209	595	B		WAIT1
8208 AC0010	210	596	WAIT2		1, F0, F0
8209 7A0BB0	211	597	BNEL		0B, F0, **2
820A F60C10	212	598	BEQH		1, F0, **2
820B 5E0280	213	599	B		RESTR
820C 87800F	214	600	SR		
820D 555A80	215	601	DELAY50		DELAY10
820E 555A80	216	602	SB		DELAY10
820F 555A80	217	603	SB		DELAY10
8210 555A80	218	604	SB		DELAY10
8211 555A80	219	605	SB		DELAY10
8212 87800F	220	606	SR		
	221	607		*	
	222	608		*END	

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0 NO. OF SYMBOLS = 48 OVERFLOWS = 36

SYMBOL	VALUE	DEFN	REFERENCES
CRLF	816A	0411	0066 0447 0462 0541
DELAY10	815A	0389	0601 0602 0603 0604 0605
DELAY5	815B	0390	0389 0398 0400
DELAY50	820D	0601	0594
ENABLE	8159	0388	0069
ENABLE5	8158	0387	0075 0405 0411 0419 0425 0433 0451 0480
ERROR	818A	0451	0096 0097 0098 0099 0100 0101 0102 0103 0104 0110 0111 0117 0118 0119 0120 0121 0122 0123 0124 0134 0150 0170 0172 0173 0181 0199 0211 0216 0218 0235 0236 0238 0239 0241 0242 0244 0245 0247 0248 0250 0251 0260 0262 0264 0266 0272 0274 0276 0278 0284 0286 0288 0290 0296 0298 0300 0302 0308 0310 0312 0314 0320 0322 0324 0326 0332 0334 0336 0338 0339 0345 0347 0349 0351 0352 0376 0377 0378 0379 0380 0381 0571 0573 0575 0577 0579 0581 0583 0585 0267 0279 0291 0303 0315 0327 0340 0353 0021 0079
FILCHK	81F0	0570	
INIT	8164	0403	
INITCRT	8174	0425	
INPUT	8041	0070	
INTTEST	803E	0067	0078
LOOP	807D	0133	0138
LOOP1	8089	0145	0156
LOOP2	80A7	0180	0185
LOOP4	80C3	0210	0224
LOOP5	80B3	0194	0204
OBSTROBE	8160	0397	0025 0030 0035 0040 0045 0050 0055 0060 0065 0077 0407 0413 0415 0421 0427 0429 0435 0437 0439 0441 0443 0453 0455 0457 0459 0461 0472 0482 0485 0489 0491 0492 0493 0496 0498 0500 0502 0504 0506 0509 0511 0513 0515 0517 0520 0522 0524 0526 0528 0535 0538 0539 0540 0547
PART1	8054	0092	
PART2	8063	0107	
PE24	81E6	0556	0002
PE8	81EB	0563	0004
PRBIT1	81DC	0544	0551 0553
PRBITE	81E0	0548	0531 0533
PRBYTE	8198	0471	0445
RESTR	8202	0590	0599
SEC1	8201	0589	0384 0463
SPACE	8170	0419	0444 0494 0507 0518 0529 0536
SPACEOUT	81A3	0485	0487
START	8010	0021	0003 0005 0016
START0	804A	0079	0073 0385
START1	804B	0083	
SYSE	819E	0480	
SYSE	819B	0477	0559 0566

SYMBOL	VALUE	DEFN	REFERENCES
SYSVE	819C	0478	
TEST#	817A	0433	
TEST0	8050	0088	0091 0129 0143 0166 0178 0191 0208 0230 0258 0359
TEST1	8077	0127	
TEST2	8084	0140	
TEST3	8097	0163	
TEST4	80A4	0177	0158
TEST5	80AF	0190	
TEST6	80C0	0207	
TEST7	80D3	0227	
TEST8	80EC	0255	
TEST9	813A	0356	
WAIT1	8203	0591	0595
WAIT2	8208	0596	

210-6790 TEST PROGRAM

May 8, 1978

1. INTRODUCTION

210-6790 INSTRUCTION COUNTER TEST PROGRAM

The 210-6790 test program was written to be used as a helpful aid in the troubleshooting and repair of the 6790 module.

The program utilizes many of the same techniques developed in the 210-6793 test program, ie. implementing visual display of test results wherever possible.

The program is designed to be run exclusively from PROM for the same reasons already discussed in the INTRODUCTION section of the 210-6793 test program. Additionally, it is impossible for this program to be run from Control Memory, because many of the test routines utilize Control Memory for program execution.

2. INSTALLATION/OPERATION

The standard 2200VP system repair equipment is utilized for testing the 6790 module. The only additional equipment required is a set of debug PROMs located as follows:

PROM #	LOCATION
378-2174	6789 - L27
378-2175	6789 - L28
378-2176	6789 - L29

The only installation procedure required is to physically remove the boot/utility PROMs from the 6789 and replace them with the 6790 debug PROMs.

3. GENERAL TEST INFORMATION

POWER ON

As power is applied to the system, a micro trap to PROM address 8003 occurs which begins test operation.

INITIAL 0

INITIAL 0 is a preliminary test to see if it is possible for the 6790 module to execute a POWER ON RESET, forcing the Instruction Counter to 8003. The Instruction Counter Source Decoder must multiplex the trap address of 8003 through to the IC. The Instruction Counter must then load 8003. The IC Register then inputs 8003, and increments this value to 8004. The micro program executes a subroutine branch to the beginning of this test which pushed IC's = to 8004 on the stack.

There are essentially three parts to this test. Part 1 is a test of the Program Counter's ability to be cleared (set to 0000) and set to all ones (set to FFFF). Part 2 tests that a Subroutine Branch pushed the incremented IC onto the stack. In Part 3, the Instruction Counter is incremented in order to execute the instruction associated with the program. Therefore, as the program progresses through various tests, the Instruction Counter is being exercised with incremental data. A low order IC bit failure will cause unpredictable results when executing the first series of tests.

If an error is detected in this preliminary test, the program will do one of two things. A failure in Part 1 will cause the program to loop on a short series of instructions that either clear or set the PC's. A failure in Part 2 will cause the program to hang at the failing test instruction executing a branch to the same location (the IC doesn't = 8004).

If no error occurs in either test, the CRT is cleared and a "0" is printed on the screen.

NOTE:

If the CRT is clear, but no "0" is displayed on the screen, Part 1 was executed properly, but there is a failure in Part 2. If the CRT does not clear, Part 1 failed. Once a test fails, there will be no further execution of other tests until the failure is cleared. Thus, as long as the failure is present, the program will loop on the error for troubleshooting purposes.

INITIAL 1

INITIAL 1 will be executed ten times. The test is basically the same as Initial 0 Part 2, except that this test exercises IC address 8005 through 800E checking primarily the trap decoder input to the IC Source Selectors, the IC itself, the IC register, and the data path to the stack from the IC Register. As each address is tested, a character is printed on the CRT until the IC is incremented to 800E. At the completion of this test, the CRT should display:

"0123456789:"

If a failure occurs during this test, the program will branch to the same location at which the failure was detected and the CRT display will be missing characters.

INITIAL 2

INITIAL 2 is a short routine that tests the Control Memory parity error traps. There are two instruction locations in PROM that are purposely written to generate bad parity. The program attempts to execute these instructions which will cause a parity error trap to

PROM location 8000. The program then tests to make sure that the known bad parity locations were the locations that caused the parity error.

If an error, other than parity, results from execution of this test, the program will end up branching to the wrong location as a result of an incorrect parity error trap decode. Failure results are unpredictable but will be detected visually because the print out for the next test will not be displayed on the CRT, but the print out for the previous test will still be displayed. Thus, "0123456789:" will be displayed, but "INPUT THE AMOUNT OF CONTROL MEMORY...." will not be.

INTEST

The INTEST routine is used to determine the amount of Control Memory available to the system. Printed on the CRT will be a statement: "INPUT THE AMOUNT OF CONTROL MEMORY (0=16K 1=20K)". At this point, the operator must type either a "0" or "1" depending on the amount of control memory available to the system. Any other character will echo a "?" and the program will loop until a valid response is entered.

TEST#0

Test#0 checks that the PL (low order portion of the PC's) can be incremented from 00 through FF, one step at a time, without failure. If an error occurs in this test, "TEST#0" and "ERROR" are displayed on the CRT and the program will loop until the error is cleared.

TEST#1

Test#1 checks the PH (high order portion of the PC's) in exactly the same manner as Test#0 checks the PL.

TEST#2 through TEST#5

Test#2 through Test#5 are designed to exercise the memory select lines and other various functions associated with Control Memory that are controlled by the 6790 module.

Test#2 writes the last location of a 4K boundary (OFFF) in Control Memory with a test pattern, then reads back the same location and checks to see if data written compares with the data read.

This, location "OFFF" is written with "D5AA55" then read back and checked. If an error occurs, "TEST#" and "ERROR" are printed then the test restarts from the beginning.

Test 3 through Test 5 do exactly the same, except for the addresses they use.

Test 3 uses address "1FFF" (8K boundary, last address)

Test 4 uses address "2FFF" (12K boundary, last address)

Test 5 uses address "3FFF" (16K boundary, last address)

TEST#6

Test#6 is designed to exercise the Control Memory by writing the memory address into the memory location (location 0000 will contain a 0000, location 1023 will contain a 1023, etc.). In order to accomplish this, a Write Control Memory (WCM) and a Read Control Memory (RCM) must be executed (both use the stack in conjunction with the IC's), to read or write into memory. The successful execution of this test will ensure that all IC bits can be used to read and write to Control Memory properly.

This test loads the Instruction Counter and tests that the IC loaded to the proper value, however, it does not test the IC's ability to count up properly and also does not test the ripple carry add through the IC chips and associated logic.

If the incorrect memory size was specified in INTEST, an error can result in this test because the program will try to write to non-existent memory.

If an error is encountered during this test, the program will print out "TEST#6" and "ERROR" and restart at the beginning of the test.

If the system has 16K of control memory, addresses 0000 through 3FFF are tested. If the system has 20K of control memory, addresses 0000 through 4FFF are tested.

TEST#7

Test#7 is a test designed to exercise chips L-27, L-28, L-18, and partially L-29 (Instruction Counter). Previously, the carry during a count operation (ripple carry add) was untested. This test was designed to exercise this feature.

The test writes locations 000F, 00FF, and 0FFF with a "NOOP" instruction, then writes locations 0010, 0100, and 1000 with a SB 8023 (branch to a test routine). The program then forces execution at locations 000F, 00FF and 0FFF respectively. Thus, at location 000F, the instruction "NOOP" is executed. The IC register is incremented to 0010 and the "SB CHKTST" (8023) is executed, which pushes an address of 0011 onto the stack and forces program execution at "CHKTST". "CHKTST" pops the stack and checks to see if a valid address was pushed on the stack in this case "0011". If an error occurs, "TEST#7" and "ERROR" are displayed then the test restarts. If no error occurred, the two remaining addresses are tested then control proceeds to the next test.

TEST#8

Test#8 is designed to be more of a "confidence" type test than an actual troubleshooting aid. It will however loop on test if an error occurs and display "TEST#8" and "ERROR".

At the beginning of TEST #8, all even Control Memory addresses are written with a "NOOP" instruction and all odd locations are written with a "SB TSTADD" (8054). Beginning at location 0000, each of two instruction routines are executed, making sure that the IC's are incremented properly until the end of memory is reached.

NOTE:

This routine also exercises the Program Counter, using it to compare the test address counter with the test addresses. All memory selects and Control Memory functions are being tested by this routine as well as the refresh circuitry. The add carry function of the IC chips is tested heavily during execution of this program as well as most possible bit patterns through the IC.

RESET

When RESET is keyed, the program reruns the preliminary tests and asks for the amount of Control Memory available to the system.

ADDITIONAL INFORMATION

Since the program relies very heavily on Control Memory, the Control Memory microcode diagnostics on the operating system diskette should be run prior to set up and execution of this program. Verify that this test program runs with all "known good" modules in the test system before attempting to repair boards. While this test is not intended to repair Control Memory boards, it will fail if the Control Memory is defective. Therefore, it is important that both Control Memory modules are good.

Because of the somewhat unpredictable refresh type failures, the technician should verify visually with an oscilloscope that the Control Memory and the Data Memory refresh circuitry is operating properly on the 6790 board under test. This can be done by observing the output of L30 pin 3 at the jumper between L50 and L51: a 3 usec negative pulse occurring every 23 usec.

PARITY ERRORS

The program will visually display any unforced parity errors. The address displayed on the CRT when a failure is detected is decremented by one. Therefore, the address displayed is the last valid instruction performed. The next address is the address which caused the parity error.

8027	D82729	8027	46	BNR	F2,PH,*	HANG HERE IF IC'S NOT = TO PC'S (HIGH)
8028	D5CE80	81CE	47	SB	OBSTROBE	PRINT NEXT TEST NUMERIC
8029	05800F		48	TPS	,	PUT ADDR. BACK ON STACK
802A	87800F		49	SR	,	GO ON TO NEXT TEST
			50	*		
			51	*		
802B	56DE80	82DE	52	INITIAL2 SB	BDPARY	EXECUTE A CONTROL MEMORY PARITY ERROR TRAP
			53	*		
			54	*		
802C	55D880	81D8	55	SB	CRLF	MOVE CUSOR TO NEXT LINE
802D	D68A80	828A	56	SB	CMAMNT	DISPLAY "INPUT THE AMOUNT OF CONTROL MEM....."
802E	55D880	81D8	57	SB	CRLF	ALLOW INPUTS
802F	A00D0F		58	MVI	00,SH	SET K FOR KEYBOARD INPUT
8030	200E1F		59	MVI	1,K	ENABLE INPUT CHANNEL
8031	D5C780	81C7	60	SB	ENABLE	WAIT FOR INPUT FROM KEYBOARD
8032	E8322D	8032	61	BFL	2,SH,*	INPUTED CHARACTER = TO 3X?
8033	FC363E	8036	62	BNEH	3,K,PRINT?	INPUTED CHAR. = TO 30?
8034	F0390E	8039	63	BEQL	0,K,ZERO	INPUTED CHAR. = TO 31?
8035	703C1E	803C	64	BEQL	1,K,ONE	PUT A "?" IN FO
8036	20C0FF		65	MVI	C'?' ,FO	PRINT ? ON CRT
8037	560680	8206	66	SB	PRTBYTE	GO GET ANOTHER CHAR. INPUTED
8038	DC2C80	802C	67	B	INTEST	SET FILE REG. 6 = TO FF FOR ADDR. TEST
8039	23C6FF		68	MVI	OFF,F6	SET F7 = TO LAST ADDR. 16K
803A	A0C7FF		69	MVI	3F,F7	
803B	5C3F80	803F	70	B	TEST0	
803C	23C6FF		71	MVI	OFF,F6	
803D	2107FF		72	MVI	4F,F7	
803E	5C3F80	803F	73	B	TEST0	
			74	*		
			75	*		
803F	9D003F	803F	76	TEST0	*	LOAD PC'S WITH TEST START
8040	05800F		77	TPS	,	PUSH TEST START ON STACK
8041	20C00F		78	MVI	30,F0	PUT "0" IN FO
8042	55E880	81E8	79	SB	TEST#	PRINT "TEST#0" ON CRT
8043	20000F		80	MVI	00,F0	CLEAR K REG.
8044	A0080F		81	MVI	00,PL	CLEAR PL
8045	A00800		82	MV	F0,PL	PUT K IN PL FOR TEST
8046	D9F808	81F8	83	BNR	F0,PL,ERROR	TEST PL = TO K REG.
8047	F849F0	8049	84	BNEL	OF,FO,**2	CHECK FOR LAST PATTERN
8048	F44BF0	804B	85	BEQH	OF,FO,**3	CHECK FOR LAST PATTERN
8049	AC0010		86	AI	1,F0,FO	INCREMENT K BY 1
804A	DC4580	8045	87	B	LOOPA	NEXT PATTERN TEST
			88	*		
			89	*		
804B	9D004B	804B	90	TEST1	*	PUT TEST ADDR IN PC'S


804C 05800F	91		TPS		PUT TEST START ON STACK
804D A0C01F	92		MVI	31,FO	PUT "1" IN FO
804E 55E880	93	81E8	SB	TEST#	PRINT "TEST#1" ON CRT
804F A0010F	94		MVI	00,FI	CLEAR K REG.
8050 20090F	95		MVI	00,PH	CLEAR PH
8051 A00901	96		MV	FI,PH	PUT K IN PH FOR TEST
8052 D9F819	97	81F8	BNR	FI,PH,ERROR	PH = TO K ?
8053 7855F1	98	8055	ENEL	OF,FI,*+2	LAST PATTERN?
8054 F457F1	99	8057	BEQH	OF,FI,*+3	LAST PATTERN?
8055 AC0111	100		AI	1,FI,FI	INCREMENT K
8056 DC5180	101	8051	B	LOOPB	
	102			*	
	103			*	
8057 1D0057	104	8057	LPI	TEST2	LOAD PC'S WITH TEST ADDR.
8058 05800F	105		TPS		PUT START ADDR. ON STACK
8059 A0C02F	106		MVI	32,FO	PUT "2" IN FO
805A 55E880	107	81E8	SB	TEST#	PRINT "TEST#2" ON CRT
805B 190FFF	108	0FFF	LPI	OFFF	LOAD PC'S WITH LAST ADDR 4K MEM.
805C 81800F	109		TPA	,00	PUT TEST ADDR. IN AUX 00
805D D46080	110	8060	SB	INITCMT	INITIALIZE AUX REGS. FOR CONTROL MEM. TEST
805E D46580	111	8065	SB	CMTEST	GO TO CONTROL MEMORY TEST
805F DC7C80	112	807C	B	TEST3	GO TO NEXT TEST
	113			*	
	114			*	
8060 1D006D	115	806D	LPI	INITCMT	PUT START READ ROUTINE IN PC'S
8061 01801F	116		TPA	,01	PUT READ ADDR. IN AUX 01
8062 1D0075	117	8075	LPI	CHECK1	PUT COMPARE ROUTINE START IN PC'S
8063 01802F	118		TPA	,02	PUT START COMPARE ROUTINE IN AUX 02
8064 87800F	119		SR	,	RETURN
	120			*	
	121			*	
8065 0B801F	122		TAP	CMTEST	LOAD PC'S WITH START OF READ ROUTINE
8066 05800F	123		TPS	,01	PUT READ START ON STACK
8067 8B800F	124		TAP	,00	PUT TEST ADDR IN PC'S
8068 05800F	125		TPS	,	PUT TEST ADDR. ON STACK
8069 234E5F	126		MVI	0D5,K	PUT DATA PATTERN TO BE WRITTEN IN K
806A 2289AF	127		MVI	OAA,PH	SET DATA TO BE WRITTEN IN PH
806B A1485F	128		MVI	55,PL	SET DATA TO BE WRITTEN IN PL
806C 078400	129		SR,WCM	,	WRITE CONTROL MEMORY AT TEST ADDR.
806D A00E0F	130		MVI	00,K	CLEAR K
806E A0080F	131		MVI	00,PL	CLEAR PL
806F 20090F	132		MVI	00,PH	CLEAR PH
8070 0B802F	133		TAP	,02	PUT COMPARE ROUTINE ADDR. IN PC'S
8071 05800F	134		TPS	,	PUT COMPARE ROUTINE START ADDR. ON STACK
8072 8B800F	135		TAP	,00	PUT TEST ADDR. IN PC'S

8073 05800F	136	TPS					PUT TEST ADDR. ON STACK
8074 878600	137	SR,RCM					READ CONTROL MEMORY
8075 79F8AE	138	BNEL	CHECK1				CHECK THAT THE DATA WRITTEN IS THE SAME
8076 7DF82E	139	BNEH					AS THE DATA READ
8077 F9F8A9	140	BNEL					
8078 7DF8A9	141	BNEH					
8079 79F858	142	BNEL					
807A FDF858	143	BNEH					
807B 87800F	144	SR					RETURN TO MAIN PROGRAM
	145	*					
	146	*					
807C 1D007C	147	LPI	TEST3				PUT TEST START IN PC'S
807D 05800F	148	TPS					PUT TEST START ON STACK
807E 20C03F	149	MVI					
807F 55E880	150	SB					PRINT "TEST#3" ON CRT
8080 994FFF	151	LPI					PUT TEST ADDR END 8K IN PC'S
8081 81800F	152	TPA					PUT TEST ADDR. IN AUX 00
8082 D46580	153	SB					GO TO WRITE, READ CONTROL MEM TEST
8083 5C8480	154	B					GO TO NEXT TEST
	155	*					
	156	*					
8084 9D0084	157	LPI	TEST4				LOAD TEST START PC'S
8085 05800F	158	TPS					PUT TEST START ON STACK
8086 A0C04F	159	MVI					
8087 55E880	160	SB					PRINT "TEST#4" ON CRT
8088 998FFF	161	LPI					LOAD PC'S WITH LAST MEM ADDR 12K
8089 81800F	162	TPA					PUT TEST ADDR IN AUX 00
808A D46580	163	SB					
808B DC8C80	164	B					
	165	*					
	166	*					
808C 1D008C	167	LPI	TEST5				PUT TEST START IN PC'S
808D 05800F	168	TPS					PUT START ADDR ON STACK
808E 20C05F	169	MVI					
808F 55E880	170	SB					PRINT TEST#5 ON CRT
8090 19CFFF	171	LPI					LOAD PC'S WITH LAST ADDR. 16K
8091 81800F	172	TPA					PUT TEST ADDR. IN AUX 00
8092 D46580	173	SB					
8093 DC9480	174	B					
	175	*					
	176	*					
	177	*					
8094 20C06F	178	MVI	TEST6				PRINT TEST#6 ON CRT
8095 55E880	179	SB					
8096 190000	180	LPI					CLEAR PC'S

8097	8202E8	181	MXV	PHPL,F3F2	CLEAR FILE REGISTERS
8098	8204E2	182	MXV	F3F2,F5F4	CLEAR K REG.
8099	A00E0F	183	MVI	00,K	PUSH CONTROL MEMORY ADDR. ON STACK
809A	81800F	184	TPA	,00	CLEAR K REG. FOR WRITE OPERATION
809B	1D00A7	185	LPI	INCRPL	SET UP F1 FOR MASK
809C	01801F	186	TPA	,01	MASK OFF ALL BUT BIT 0
809D	05800F	187	TPS	,00	SKIP IF BIT 0 = 1
809E	8B800F	188	TAP	,00	SET PARITY BIT IF EVEN MEMORY ADDR.
809F	05800F	189	TPS	,00	COMPLEMENT K BEFORE WRITE
80A0	A00E0F	190	MVI	00,K	WRITE CONTROL MEMORY, GO TO INCRPL
80A1	200108	191	MV	PL,F1	INCREMENT PL FOR NEXT ADDR.
80A2	280111	192	ANDI	1,F1,F1	IF PL=FF, THEN GO TO INCREMENT PH
80A3	78A501	193	BNEL	0,F1,**2	IF THIS IS LAST ADDR. GO TO READ CM
80A4	A20E0E	194	ORI	80,K,K	PUSH CONTROL MEMORY
80A5	A7CEFE	195	XORI	OFF,K,K	WRITE CONTROL MEMORY, GO TO INCRPL
80A6	078400	196	SR,WCM	,	INCREMENT PL FOR NEXT ADDR.
80A7	AC0818	197	AI	1,PL,PL	IF PL=FF, THEN GO TO INCREMENT PH
80A8	78AAF8	198	BNEL	0F,PL,**2	IF THIS IS LAST ADDR. GO TO READ CM
80A9	74ACF8	199	BEQH	0F,PL,INCRPH	PUSH CONTROL MEMORY
80AA	81800F	200	TPA	,00	WRITE CONTROL MEMORY, GO TO INCRPL
80AB	DC9B80	201	B	LOOPADD	INCREMENT PL FOR NEXT ADDR.
80AC	AC0919	202	AI	1,PH,PH	IF PL=FF, THEN GO TO INCREMENT PH
80AD	D0B079	203	BER	F7,PH,**3	IF THIS IS LAST ADDR. GO TO READ CM
80AE	81800F	204	TPA	,00	PUSH CONTROL MEMORY
80AF	DC9B80	205	B	LOOPADD	WRITE CONTROL MEMORY, GO TO INCRPL
80B0	190000	206	LPI	0000	INCREMENT PL FOR NEXT ADDR.
80B1	8202E8	207	MXV	PHPL,F3F2	IF PL=FF, THEN GO TO INCREMENT PH
80B2	A00E0F	208	MVI	00,K	IF THIS IS LAST ADDR. GO TO READ CM
80B3	81800F	209	TPA	,00	PUSH CONTROL MEMORY
80B4	1D00BA	210	LPI	INCRK	WRITE CONTROL MEMORY, GO TO INCRPL
80B5	01801F	211	TPA	,01	INCREMENT PL FOR NEXT ADDR.
80B6	05800F	212	TPS	,00	IF PL=FF, THEN GO TO INCREMENT PH
80B7	8B800F	213	TAP	,00	IF THIS IS LAST ADDR. GO TO READ CM
80B8	05800F	214	TPS	,00	PUSH CONTROL MEMORY
80B9	878600	215	SR,RCM	,	WRITE CONTROL MEMORY, GO TO INCRPL
80BA	29CEFE	216	ANDI	7F,K,K	INCREMENT PL FOR NEXT ADDR.
80BB	78C90E	217	BNEL	0,K,ERRORO	IF PL=FF, THEN GO TO INCREMENT PH
80BC	FCC90E	218	BNEH	0,K,ERRORO	IF THIS IS LAST ADDR. GO TO READ CM
80BD	58C928	219	BNR	F2,PL,ERRORO	PUSH CONTROL MEMORY
80BE	58C939	220	BNR	F3,PH,ERRORO	WRITE CONTROL MEMORY, GO TO INCRPL
80BF	AC0212	221	AI	1,F2,F2	INCREMENT PL FOR NEXT ADDR.
80C0	F8C2F2	222	BNEL	0F,F2,**2	IF PL=FF, THEN GO TO INCREMENT PH
80C1	74C3F2	223	BEQH	0F,F2,INCRF3	IF THIS IS LAST ADDR. GO TO READ CM
80C2	5CC580	224	B	INCRPC	PUSH CONTROL MEMORY
80C3	AC0313	225	AI	1,F3,F3	WRITE CONTROL MEMORY, GO TO INCRPL

80C4	D0CB37	80CB	226	226	BER	F3,F7,TEST7	INCR PC'S
80C5	8208E2		227	227	MOV	F3F2,PHPL	PUT INCREMENTED PC'S IN AUX 0
80C6	81800F		228	228	TPA	,00	
80C7	5CB480	80B4	229	229	B	READCM	
			230	230	*		
			231	231	*		
			232	232	*		
80C8	DCC880	80CB	233	233	B	TEST7	
80C9	D5F880	81F8	234	234	SB	ERROR	
80CA	DC9480	8094	235	235	B	TEST6	

80CB A0C07F	1	237	TEST7	MVI	37,F0		
80CC 55E880	2	238		SB	TEST#	PRINT TEST#7 ON CRT	
80CD 19000F	3	239	WRTF	LPI	000F	PUT "F" IN PC'S	
80CE 81800F	4	240		TPA	,00	PUT "F" IN AUX 0	
80CF 9D010D	5	241		LPI	RETURN1	PUT RETURN ADDRESS IN PC'S	
80D0 01801F	6	242		TPA	,01	PUT ADDRESS IN AUX 1	
80D1 1D00D5	7	243		LPI	WRTFF	LOAD PC'S WITH NEXT ROUTINE ADDR.	
80D2 01802F	8	244		TPA	,02	PUT ADDR. IN AUX 2	
80D3 54FD80	9	245		SB	INSTACK	INITIAL THREE STACK LOCATIONS FOR TEST	
80D4 5D0880	10	246		B	WRTNOP	GO TO WRITE CONTROL MEM. WITH NOP	
	11	247	*				
	12	248	*				
80D5 1900FF	13	249	WRTFF	LPI	00FF	PUT "FF" IN PC'S	
80D6 81800F	14	250		TPA	,00	PUT ADDR. ("FF") IN AUX 0	
80D7 9D010D	15	251		LPI	RETURN1	PUT RETURN ADDR. IN PC'S	
80D8 01801F	16	252		TPA	,01	PUT ADDR. IN AUX 1	
80D9 9D00DD	17	253		LPI	WRTFF	NEXT ROUTINE ADDR. IN PC'S	
80DA 01802F	18	254		TPA	,02	PUT ADDR. IN AUX 2	
80DB 54FD80	19	255		SB	INSTACK	SET UP THREE ADDRS. ON STACK	
80DC 5D0880	20	256		B	WRTNOP	WRITE CONTROL MEM WITH NOP	
	21	257	*				
	22	258	*				
80DD 190FFF	23	259	WRTFF	LPI	00FF	PUT "FFF" IN PC'S	
80DE 81800F	24	260		TPA	,00	PUT ADDR. IN AUX 0	
80DF 9D010D	25	261		LPI	RETURN1	SET UP RETURN ADDR. IN PC'S	
80E0 01801F	26	262		TPA	,01	PUT RETURN ADDR. IN AUX 1	
80E1 1D00E5	27	263		LPI	WRT10	PUT NEXT ROUTINE ADDR. IN PC'S	
80E2 01802F	28	264		TPA	,02	PUT ADDR. IN AUX 2	
80E3 54FD80	29	265		SB	INSTACK	INITIALIZE 3 STACK LOCATIONS	
80E4 5D0880	30	266		B	WRTNOP	WRITE NOP CONTROL MEM ADDR.	
	31	267	*				
	32	268	*				
80E5 990010	33	269	WRT10	LPI	0010	SET UP CONT MEM ADDR (10) IN PC'S	
80E6 81800F	34	270		TPA	,00	PUT ADDR. IN AUX 0	
80E7 9D0113	35	271		LPI	RETURN2	SET UP RETURN ADDR. IN PC,S	
80E8 01801F	36	272		TPA	,01	PUT ADDR. IN AUX 1	
80E9 9D00ED	37	273		LPI	WRT100	SET NEXT ROUTINE ADDR. IN PC'S	
80EA 01802F	38	274		TPA	,02	PUT ADDR. IN AUX 2	
80EB 54FD80	39	275		SB	INSTACK	INIT. 3 STACK ADDRS.	
80EC 5D0E80	40	276		B	WRTSB	WRITE SUBROUTINE BRANCH AT ADDR.	
	41	277	*				
	42	278	*				
80ED 990100	43	279	WRT100	LPI	0100	PUT 100 IN PC'S	
80EE 81800F	44	280		TPA	,00	PUT ADDR IN AUX 0	
80EF 9D0113	45	281		LPI	RETURN2	PUT RETURN ADDR. IN PC'S	



8114	19000F	000F	91	327	*	RUNF	LPI	000F	PUT F IN PC'S
8115	05800F		92	328	*		TPS		PUT F ON STACK
8116	190011	0011	93	329	*		LPI	0011	PUT SB ADDR. +1 IN PC'S
8117	0200E8		94	330	*		MX	PHPL,FIFO	MOVE PC'S TO FILE REGS. FOR TEST
8118	87800F		95	331	*		SR		EXECUTE INSTR. AT LOC."F" IN CM
			96	332	*				
			97	333	*				
8119	1900FF	00FF	98	334	*		LPI	00FF	LOAD PC'S "FF"
811A	05800F		99	335	*	RUNFF	TPS		PUT "FF" ON STACK
811B	190101	0101	100	336	*		LPI	0101	PC'S = SB INST +1
811C	0200E8		101	337	*		MX	PHPL,FIFO	MOVE PC'S TO FILE REGS.
811D	87800F		102	338	*		SR		EXECUTE INSTR. AT LOC. "FF" IN CM
			103	339	*				
			104	340	*				
811E	190FFF	0FFF	105	341	*		LPI	0FFF	PC'S = TO "FFF"
811F	05800F		106	342	*	RUNFFF	TPS		PUSH ADDR. ON STACK
8120	194001	1001	107	343	*		LPI	1001	PC'S = TO SB INSTR. +1
8121	0200E8		108	344	*		MX	PHPL,FIFO	MOVE PC'S TO FILE REGS. FOR TEST
8122	87800F		109	345	*		SR		EXECUTE INSTR. AT LOC. "FFF" IN CM
			110	346	*				
			111	347	*				
8123	8D800F		112	348	*	CHKTST	TSP		POP ADDR. OF SUB BRANCH +1 OFF STACK
8124	D92A19	812A	113	349	*		BNR		CHECK FI=PH (RIGHT CM LOCATION ?)
8125	D92A08	812A	114	350	*		BNR		CHECK RIGHT LOCATION
8126	F12A08	812A	115	351	*		BEQL		MAKE SURE ADDR.= XXXI
8127	F51918	8119	116	352	*		BEQH		IF ADDR.= 0011 GO TO "RUNFF"
8128	711E19	811E	117	353	*		BEQL		IF ADDR.= 0101 GO TO "RUNFFF"
8129	5D2C80	812C	118	354	*		B		IF NO ERROR AND ADDR. NOT = TO 0101 NEXT TEST
			119	355	*				
			120	356	*				
812A	D5F880	81F8	121	357	*		SB		PRINT ERROR ON CRT
812B	DCCB80	80CB	122	358	*	ERROR3	B		EXECUTE SAME TEST AGAIN
			123	359	*				
			124	360	*				
812C	AC0616		125	361	*		AI	1,F6,F6	STEP MAX ADDR. LOW ORDER BY 1
812D	AC0717		126	362	*	INIT8	AI	1,F7,F7	STEP MAX ADDR. HIGH ORDER BY 1
			127	363	*				
			128	364	*				
812E	A0C08F		129	365	*	TEST8	MVI	38,F0	PRINT TEST#8 ON CRT
812F	5E880	81E8	130	366	*		SB	TEST#	LOAD PC'S = TO 0
8130	190000	0000	131	367	*		LPI	0000	INIT ADDR. POINTER
8131	81800F		132	368	*		TPA	,00	INIT ADDR. COUNTER
8132	01804F		133	369	*		TPA	,04	GET ADDR. POINTER
8133	8E800F		134	370	*	FLVCHK	TAP	,00	PUT PC LOW IN FILE REG 5 FOR TEST
8134	A00508		135	371	*		MV	PL,F5	

8135	280515	136	372	ANDI	01,F5,F5	MASK OFF ALL BUT BIT 0
8136	F13D15	137	373	BEQL	01,F5,WRODD	IF ADDR. IS ODD GO WRITE ODD
		138	374	*		
		139	375	*		
8137	9D010D	140	376	LPI	RETURN1	PUT RETURN ADDR. IN PC'S
8138	01801F	141	377	TPA	,01	SAVE RETURN ADDR. IN AUX 1
8139	9D0143	142	378	LPI	PCCNTL	LOAD PC'S NEXT ROUTINE ADDR.
813A	01802F	143	379	TPA	,02	SAVE ADDR. IN AUX 2
813B	54FD80	144	380	SB	INSTACK	SET UP STACK FOR WRITE CONT. MEM.
813C	5D0880	145	381	B	WRN0P	EVEN ADDR. GO WRITE A NOP HERE
		146	382	*		
		147	383	*		
813D	9D0168	148	384	LPI	RETURN3	PUT RETURN ADDR. IN PC'S
813E	01801F	149	385	TPA	,01	SAVE ADDR. AUX 1
813F	9D0143	150	386	LPI	PCCNTL	LOAD PC'S WITH ADDR. OF NEXT ROUTINE
8140	01802F	151	387	TPA	,02	SAVE ADDR. IN AUX 2
8141	54FD80	152	388	SB	INSTACK	SET UP STACK FOR WRITE CONT. MEM.
8142	DD6380	153	389	B	WRTSB1	ODD ADDR. GO WRITE SUB BRANCH "TSTADD"
		154	390	*		
		155	391	*		
8143	8B800F	156	392	PCCNTL	,00	GET ADDR. POINTER
8144	000FEF	157	393	OR	+,,	INCREMENT POINTER BY 1
8145	0200E8	158	394	VMX	PHPL,F1F0	MOVE PC'S TO FILE REGS FOR TEST
8146	81800F	159	395	TPA	,00	SAVE UPDATED ADDR. POINTER
8147	D93306	160	396	BNR	F0,F6,FLVCHK	CHECK TO SEE IF ADDR. = "00"
8148	D14A17	161	397	BER	F1,F7,CMEEXEC	SEE IF PC'S = TO LAST VALID CM ADDR.
8149	DD3380	162	398	B	FLVCHK	GO CHECK ODD OR EVEN THEN WRITE
		163	399	*		
		164	400	*		
814A	190000	165	401	CMEEXEC	0000	LOAD PC'S TO = 0
814B	05800F	166	402	TPS	,	PUSH 0 ON THE STACK
814C	87800F	167	403	SR	,	START PROGRAM EXECUTION AT LOCATION 0
		168	404	*		
		169	405	*		
814D	0B804F	170	406	CMCONT	,04	PUT ADDR. COUNTER IN PC'S
814E	000FEF	171	407	OR	+,,	STEP COUNT BY 1
814F	000FEF	172	408	OR	+,,	STEP COUNT BY 1 (TOTAL STEPS = 2)
8150	01804F	173	409	TPA	,04	SAVE UPDATED COUNT
8151	8B800F	174	410	TAP	,00	GET NEXT CM ADDR.
8152	05800F	175	411	TPS	,	PUSH ADDR. ON STACK
8153	87800F	176	412	SR	,	POP STACK START EXECUTION AT CM ADDR.
		177	413	*		
		178	414	*		
8154	8D800F	179	415	TSTADD	,	SAVE UPDATED CM ADDR. RESULTING FROM SB
8155	81800F	180	416	TPA	,00	STORE ADDR.. AUX 0

8156	OB804F	181	417	TAP	,04	GET ADDR. COUNTER
8157	8202E8	182	418	MOVX	PHPL,F3F2	MOVE ADDR. COUNTER TO FILE REGS
8158	8B800F	183	419	TAP	,00	GET UPDATED CM ADDR.
8159	800FFF	184	420	OR	-,	DECREMENT ADDR. POINTER BY 1
815A	800FFF	185	421	OR	-,	DECREMENT ADDR. POINTER BY 1 (TOTAL -2)
815B	596139	8161	422	BNR	F3,PH,ERROR4	COMPARE TO SEE IF COUNT = TO ADDR.
815C	596128	8161	423	BNR	F2,PL,ERROR4	COMPARE TO SEE IF COUNT = TO ADDR.
		187	424	*		
		188	424	*		
815D	8B800F	189	425	*		GET UPDATED CM ADDR. PUT ADDR. IN PC'S
815E	594D68	190	426	TSTEND	,00	LAST CONT MEM ADDR. LOW ORDER?
815F	D16979	814D	427	BNR	F6,PL,CMCONT	LAST CONT MEM ADDR. HIGH ORDER?
8160	DD4D80	8169	428	BER	F7,PH,RESMAX	NOT LAST ADDR. GO EXECUTE AGAIN
		814D	429	B	CMCONT	
		194	430	*		
		195	431	*		
8161	D5F880	81F8	432	SB	ERROR	
8162	DD2E80	812E	433	B	TEST8	
		197	434	*		
		198	434	*		
		199	435	*		
8163	234E5F	200	436	WRTSB1	OD5,K	PUT OP CODE FOR SUB BRANCH INSTR IN K
8164	A7CFE	201	437	XORI	OFF,K,K	COMPLEMENT K FOR CONTROL MEM WRITE
8165	22080F	202	438	MVI	80,PL	PUT REMAINDER OF INST CODE IN PC,S
8166	A1494F	203	439	MVI	54,PH	
8167	078400	204	440	SR,WCM		WRITE SUB BRANCH AT CM ADDR.
8168	87800F	205	441	SR		RETURN
		206	442	*		
		207	443	*		
8169	A7C6F6	208	444	RESMAX	OFF,F6,F6	COMPLEMENT F6 SHOULD BE = TO "FF"
816A	F961F6	8161	445	XORI	OF,F6,ERROR4	IS LOW ORDER F6 = TO "F"
816B	7D61F6	8161	446	BNEL	OF,F6,ERROR4	IS HIGH ORDER F6 = TO "F"
816C	757247	8172	447	BEQH	4,F7,COMP	CHECK TO SEE IF F7 = TO "04" (16K MEM)
816D	FD6157	8161	448	BNEL	5,F7,ERROR4	IF F7 NOT = TO "05" (20K MEM) ERROR
816E	2447F7	8161	449	XORI	1F,F7,F7	F7 = TO "05" CHANGE TO "4F"
816F	7961F7	8161	450	BNEL	OF,F7,ERROR4	IS LOW ORDER F7 = TO "F"
8170	7D6147	8161	451	BNEL	4,F7,ERROR4	IS HIGH ORDER F7 = TO "4"
8171	5D7580	8175	452	B	**+4	RESTART PROGRAM
8172	25C7F7	8172	453	COMP	7F,F7,F7	F7 = TO "04" CHANGE TO "3F"
8173	7961F7	8161	454	BNEL	OF,F7,ERROR4	IS F7 LOW ORDER = TO "F"
8174	FD6137	8161	455	BNEL	3,F7,ERROR4	IS F7 HIGH ORDER = TO "3"
8175	5D7680	8176	456	B	TEST9	
		221	457	*		
		222	458	*		

```

1 460 *
2 461 *TEST READ WRITE DATA MEMORY (16K)
3 462 *
4 463 TEST9 MVI 39,F0
5 464 81E8 SB TEST#
6 465 MVI 5A,F0
7 466 MVI 0A5,F1
8 467 LPI 0000
9 468 SB WRDMD
10 469 0000
11 470 LPI SECI
12 471 MVI 5A,F0
13 472 MVI 0A5,F1
14 473 SB READDM
15 474 B TESTA
16 475 *
17 476 *
18 477 WRDMD OR,WI
19 478 OR,WI
20 479 BNEL 0,PL,WRTDM
21 480 BNEH 0,PL,WRTDM
22 481 BNEL 0,PH,WRTDM
23 482 BEQH 4,PH,*+2
24 483 B WRDMD
25 484 SR
26 485 *
27 486 *
28 487 READDM OR,R
29 488 MV
30 8196 BNR F1,CL,ERROR9
31 490 MV CH,K
32 8196 BNR FO,CH,ERROR9
33 492 OR
34 818A BNEL 0,PL,READDM
35 818A BNEH 0,PL,READDM
36 818A BNEL 0,PH,READDM
37 8195 BEQH 4,PH,*+2
38 818A B READDM
39 498 SR
40 499 *
41 500 *
42 81F8 ERROR9 SB
43 8176 B
44 503 *
45 504 *TEST VARIOUS BRANCH INST. AND +- PC'S

PUT A "9" IN FO
PRINT "TEST#9" ON CRT
PUT WRITE PATTERN IN FO "5A"
PUT WRITE PATTERN 2 IN F1 "A5"
SET PC'S TO POINT AT FIRST MEMORY LOCATION
GO WRITE 16K OF DATA MEMORY
SET PC'S TO POINT TO FIRST MEMORY LOCATION
WAIT FOR APP. 1 SECOND BEFORE READ

GO READ AND CHECK 16K OF DATA MEMORY

WRITE FIRST LOCATION WITH "5A" STEP PC'S
WRITE NEXT LOCATION WITH "A5" STEP PC'S
CHECK TO SEE IF THIS IS LAST ADDR. IN 16K

IF NOT THE LAST ADDR. GO WRITE
THIS IS THE LAST ADDR. GO READ AND CHECK

READ THE FIRST DATA MEMORY LOCATION STEP PC'S
DISPLAY DATA MEMORY
READ DATA SHOULD = F1 "A5"
DISPLAY DATA MEMORY
READ DATA SHOULD = FO "5A"
STEP PC'S TO POINT TO NEXT EVEN LOCATION
CHECK TO SEE IF LAST LOC. IN 16K OF DM

IF NOT LAST LOC. NEXT READ AND CHECK
LAST ADDR. IN 16K OF DATA MEM., NEXT TEST

PRINT "ERROR" ON CRT
RESTART SAME TEST

```

8198	21001F								PUT "A" IN FO
8199	55E880								PRINT "TEST# A" ON CRT
819A	20000F	81E8							CLEAR FO=0
819B	AC31FF								SET F1 = ALL 1'S
819C	190000								CLEAR PC'S
819D	D19FE0								SHOULD BRANCH INCREMENT PC'S
819E	5DC480								ERROR IF NO BRANCH
819F	F9C418								PC SHOULD = 0001
81A0	D9A2F1								SHOULD BRANCH DECREMENT PC'S
81A1	5DC480								ERROR IF NO BRANCH
81A2	79C408								PC SHOULD = 0000
81A3	190000								SET PC'S TO POINT TO MEMORY LOCATION 0000
81A4	802FE0								WRITE "00" IN LOCATION 0000
81A5	002FF0								WRITE "00" IN LOCATION 0001
81A6	801FEF								READ MEMORY LOC 0000, 0001 INTO CH CL
81A7	190000								SET PC'S = 0000
81A8	51AAC0								SHOULD BRANCH AND INCREMENT PC'S
81A9	5DC480								ERROR IF NO BRANCH
81AA	F9C418								PC SHOULD = 0001
81AB	51AD80								SHOULD BRANCH AND DECREMENT PC'S
81AC	5DC480								ERROR IF NO BRANCH
81AD	79C408								PC SHOULD = 0000
81AE	23C3FF								SET F3 = ALL 1'S
81AF	61B1F3								SHOULD BRANCH (F3 = FF)
81B0	5DC480								ERROR IF NO BRANCH OCCURRED
81B1	69B303								SHOULD BRANCH F3 NOT = 0
81B2	5DC480								ERROR IF NO BRANCH
81B3	71B5F3								SHOULD BRANCH F3 = TO FF
81B4	5DC480								ERROR IF NO BRANCH
81B5	79B703								SHOULD BRANCH F3 NOT = TO 0
81B6	5DC480								ERROR IF NO BRANCH
81B7	23C0FF								PUT "FF" IN FO
81B8	A00100								PUT "FF" IN F1
81B9	20021F								PUT "1" IN F2
81BA	20030F								PUT "0" IN F3
81BB	41BD20								SHOULD BRANCH "1" LESS THAN "FF"
81BC	5DC480								ERROR IF NO BRANCH
81BD	45BF20								SHOULD BRANCH "1" LESS THAN "FF"
81BE	5DC480								ERROR IF NO BRANCH
81BF	51C101								SHOULD BRANCH FO = TO F1
81C0	5DC480								ERROR IF NO BRANCH
81C1	567880								SEC1
81C2	55E280								INITCRT
81C3	5C3F80								TEST0
46									
47									
48									
49									
50									
51									
52									
53									
54									
55									
56									
57									
58									
59									
60									
61									
62									
63									
64									
65									
66									
67									
68									
69									
70									
71									
72									
73									
74									
75									
76									
77									
78									
79									
80									
81									
82									
83									
84									
85									
86									
87									
88									
89									
90									

91	550	*							
92	551	*							
93	552		ERRORA	SB	ERROR				PRINT ERROR ON CRT
94	553			B	TESTA				REPEAT TEST
95	554	*							
81C4	D5F880		81F8						
81C5	5D9880		8198						

3/29/78

81C6 A00E5F	1	556	ENABLE5	MVI	5, K	SET CRT ADDR.
81C7 178C00	2	557	ENABLE	CIO	OCO	ADDR. STROBE
81C8 55C980	3	558	DELAY10	SB	DELAY5	
81C9 55CA80	4	559	DELAY5	SB	**+1	
81CA D5CB80	5	560		SB	**+1	
81CB 200F0F	6	561		NOP	,	
81CC 200F0F	7	562		NOP	,	
81CD 87800F	8	563		SR	,	
	9	564	*			
	10	565	*			
81CE 69CE8D	11	566	OBSTROBE	BFL	8, SH, *	WAIT FOR DEVIE READY
81CF 55C980	12	567		SB	DELAY5	
81D0 978200	13	568		CIO	20	
81D1 DDC980	14	569		B	DELAY5	
	15	570	*			
	16	571	*			
81D2 A00BD	17	572	INIT	ORI	OB, SH, SH	INHIBIT INPUT
81D3 284DFD	18	573		ANDI	1F, SH, SH	SET NO TRAP, 40BIT, HALT/STEP OFF
81D4 55C680	19	574		SB	ENABLE5	
81D5 A00E3F	20	575		MVI	03, K	
81D6 D5CE80	21	576		SB	OBSTROBE	
81D7 87800F	22	577		SR	,	CLEAR CRT
	23	578	*			
	24	579	*			
81D8 55C680	25	580	CRLF	SB	ENABLE5	THIS ROUTINE PRINTS CARRIAGE RETURN LINE FEED
81D9 200EDF	26	581		MVI	OD, K	CR
81DA D5CE80	27	582		SB	OBSTROBE	
81DB A00EAF	28	583		MVI	0A, K	LF
81DC D5CE80	29	584		SB	OBSTROBE	
81DD 87800F	30	585		SR	,	
	31	586	*			
	32	587	*			
81DE 55C680	33	588	SPACE	SB	ENABLE5	PRINT A SPACE
81DF 208E0F	34	589		MVI	20, K	
81E0 D5CE80	35	590		SB	OBSTROBE	
81E1 87800F	36	591		SR	,	
	37	592	*			
	38	593	*			
81E2 55C680	39	594	INITCRT	SB	ENABLE5	HOME CURSOR
81E3 200E1F	40	595		MVI	01, K	
81E4 D5CE80	41	596		SB	OBSTROBE	
81E5 A00E3F	42	597		MVI	03, K	
81E6 D5CE80	43	598		SB	OBSTROBE	CLR CRT
81E7 87800F	44	599		SR	,	
	45	600	*			

1158/18

81E8 55C680	81C6	46	601 *	SB	ENABLE5	T
81E9 214E4F	81CE	47	602	MVI	54,K	
81EA D5CE80	81CE	48	603	SB	OBSTROBE	E
81EB 210E5F	81CE	49	604	MVI	45,K	
81EC D5CE80	81CE	50	605	SB	OBSTROBE	S
81ED A14E3F	81CE	51	606	MVI	53,K	
81EE D5CE80	81CE	52	607	SB	OBSTROBE	T
81EF 214E4F	81CE	53	608	MVI	54,K	
81FO D5CE80	81CE	54	609	SB	OBSTROBE	#
81F1 208E3F	81CE	55	610	MVI	23,K	SPACE
81F2 D5CE80	81CE	56	611	SB	OBSTROBE	TEST NUMBER X IS PRINTED
81F3 55DE80	81DE	57	612	SB	SPACE	
81F4 560680	8206	58	613	SB	PRTRYTE	
81F5 200F0F	81D8	59	614	SB	,	
81F6 55D880	81D8	60	615	NOP	CRLF	
81F7 87800F		61	616	SB	,	
		62	617	SR	,	
		63	618 *			
		64	619 *			
81F8 55C680	81C6	65	620 ERROR	SB	ENABLE5	E
81F9 210E5F	81CE	66	621	MVI	45,K	
81FA D5CE80	81CE	67	622	SB	OBSTROBE	R
81FB 214E2F	81CE	68	623	MVI	52,K	
81FC D5CE80	81CE	69	624	SB	OBSTROBE	R
81FD 214E2F	81CE	70	625	MVI	52,K	
81FE D5CE80	81CE	71	626	SB	OBSTROBE	O
81FF 210EFF	81CE	72	627	MVI	4F,K	
8200 D5CE80	81CE	73	628	SB	OBSTROBE	R
8201 214E2F	81CE	74	629	MVI	52,K	
8202 D5CE80	81CE	75	630	SB	OBSTROBE	
8203 55D880	81D8	76	631	SB	CRLF	
8204 567880	8278	77	632	SB	SECI	
8205 87800F		78	633	SR	,	
		79	634 *			
8206 55C680	81C6	80	635	SB	ENABLE5	
8207 A00E00	81CE	81	636	MV	FO,K	
8208 D5CE80	81CE	82	637	SB	OBSTROBE	
8209 87800F		83	638	SR	,	
		84	639 *			
820A 21430F		85	640	MVI	C'P',F3	
820B 21025F		86	641	MVI	C'E',F2	
820C 2100DF		87	642	MVI	C'M',F0	
820D 55C680	81C6	88	643	SB	ENABLE5	
820E 200E1F		89	644	MVI	01,K	
820F D5CE80	81CE	90	645	SB	OBSTROBE	

WAIT APP. ONE SECOND FOR DISPLAY PURPOSES

THIS IS A ROUTINE TO PRINT FILE REG 0

THESE ROUTINES PRINT PARITY ERROR ADDR.

8210	208E0F	91	646	MVI	20, K
8211	A0040F	92	647	MVI	00, F4
8212	D5CE80	81CE	648	SPACEOUT SB	OBSTROBE
8213	98C44F	94	649	AC,,1	F4,,F4
8214	7E1254	8212	650	BNEH	5, F4, SPACEOUT
8215	200E1F	96	651	MVI	01, K
8216	D5CE80	81CE	652	SB	OBSTROBE
8217	208EAF	98	653	MVI	C'*, K
8218	D5CE80	81CE	654	SB	OBSTROBE
8219	D5CE80	81CE	655	SB	OBSTROBE
821A	D5CE80	81CE	656	SB	OBSTROBE
821B	55DE80	81DE	657	SB	SPACE
821C	A14E3F	103	658	MVI	C'S', K
821D	D5CE80	81CE	659	SB	OBSTROBE
821E	A14E9F	105	660	MVI	C'Y', K
821F	D5CE80	106	661	SB	OBSTROBE
8220	A14E3F	107	662	MVI	C'S', K
8221	D5CE80	81CE	663	SB	OBSTROBE
8222	214E4F	109	664	MVI	C'T', K
8223	D5CE80	81CE	665	SB	OBSTROBE
8224	210E5F	111	666	MVI	C'E', K
8225	D5CE80	81CE	667	SB	OBSTROBE
8226	A10EDF	113	668	MVI	C'M', K
8227	D5CE80	81CE	669	SB	OBSTROBE
8228	55DE80	81DE	670	SB	SPACE
8229	210E5F	116	671	MVI	C'E', K
822A	D5CE80	81CE	672	SB	OBSTROBE
822B	214E2F	118	673	MVI	C'R', K
822C	D5CE80	81CE	674	SB	OBSTROBE
822D	214E2F	120	675	MVI	C'R', K
822E	D5CE80	81CE	676	SB	OBSTROBE
822F	210EFF	122	677	MVI	C'O', K
8230	D5CE80	81CE	678	SB	OBSTROBE
8231	214E2F	124	679	MVI	C'R', K
8232	D5CE80	81CE	680	SB	OBSTROBE
8233	55DE80	81DE	681	SB	SPACE
8234	A08E8F	127	682	MVI	C'(, K
8235	D5CE80	81CE	683	SB	OBSTROBE
8236	A00E03	129	684	MV	F3, K
8237	D5CE80	81CE	685	SB	OBSTROBE
8238	200E02	131	686	MV	F2, K
8239	D5CE80	81CE	687	SB	OBSTROBE
823A	200E01	133	688	MV	F1, K
823B	D5CE80	81CE	689	SB	OBSTROBE
823C	A00E00	135	690	MV	F0, K

823D D5CE80	136	691	SB	OBSTROBE
823E 55DE80	137	692	SB	SPACE
823F 200009	138	693	MV	PH,FO
8240 D64F80	139	694	SB	PRTBITE
8241 A00008	140	695	MV	PL,FO
8242 D64F80	141	696	SB	PRTBITE
8243 208E9F	142	697	MVI	C'),K
8244 D5CE80	143	698	SB	OBSTROBE
8245 55DE80	144	699	SB	SPACE
8246 208EAF	145	700	MVI	C')*,K
8247 D5CE80	146	701	SB	OBSTROBE
8248 D5CE80	147	702	SB	OBSTROBE
8249 D5CE80	148	703	SB	OBSTROBE
824A DDD880	149	704	B	CRLF
	150	705	*	
	151	706	*	
824B 4A4D21	152	707	PRTBITI	F2,F1,*+2
824C AC0272	153	708	AI	07,F2,F2
824D 200E02	154	709	MV	F2,K
824E 5DCE80	155	710	B	OBSTROBE
824F A0C19F	156	711	MVI	39,F1
8250 20C30F	157	712	MVI	30,F3
8251 8C4203	158	713	SHH	F0,F3,F2
8252 564B80	159	714	SB	PRTBITI
8253 084203	160	715	SHHL	F0,F3,F2
8254 DE4B80	161	716	B	PRTBITI
	162	717	*	
	163	718	*	
8255 8D800F	164	719	PE24	
8256 800FFF	165	720	TSP	FAILING ADDR TO PC'S
8257 0200E8	166	721	OR	DECREMENT ADDR BY 1
8258 1D02DE	167	722	MXV	PUT PC'S IN FILE REGS. FOR COMPARE
8259 DA5E19	168	723	LPI	LOAD PC'S WITH BAD PARITY LOCATION ADDR.
825A 52DF08	169	724	BNR	BRANCH IF THIS IS A REAL PARITY ERROR
825B 9D02DF	170	725	BER	EXECUTE SECOND CMPE TEST
825C DA5E19	171	726	LPI	LOAD PC'S WITH BAD PARITY LOCATION # 2
825D 52DA08	172	727	BNR	BRANCH IF THIS SI A REAL PARITY ERROR
825E 0208E0	173	728	BER	PARITY TEST OK SET UP TO RETURN TO PROG.
825F 21013F	174	729	MXV	PUT PC'S BACK FOR CMPE PRINT OUT
8260 560A80	175	730	MVI	SET UP F1 TO PRINT OUT "PECM"
8261 5E6180	176	731	SB	PRINT OUT CONTROL MEM PARITY ERROR INFO
	177	732	B	HANG HERE UNTIL RESET IS STRUCK
	178	733	*	
8262 8D800F	179	734	TSP	FAILING ADDR. TO PC'S
8263 800FFF	180	735	OR	DECREMENT ADDR.

THESE ROUTINES PRINT CHARS. STORED IN FO

FAILING ADDR TO PC'S
 DECREMENT ADDR BY 1
 PUT PC'S IN FILE REGS. FOR COMPARE
 LOAD PC'S WITH BAD PARITY LOCATION ADDR.
 BRANCH IF THIS IS A REAL PARITY ERROR
 EXECUTE SECOND CMPE TEST
 LOAD PC'S WITH BAD PARITY LOCATION # 2
 BRANCH IF THIS SI A REAL PARITY ERROR
 PARITY TEST OK SET UP TO RETURN TO PROG.
 PUT PC'S BACK FOR CMPE PRINT OUT
 SET UP F1 TO PRINT OUT "PECM"
 PRINT OUT CONTROL MEM PARITY ERROR INFO
 HANG HERE UNTIL RESET IS STRUCK

FAILING ADDR. TO PC'S
 DECREMENT ADDR.

SET UP F1 TO PRINT OUT "PEDM"
 PRINT OUT DATA MEMORY PARITY ERROR
 HANG HERE WAITING FOR RESET TO BE STRUCK

THIS ROUTINE CHECKS WORST CASE PATT. UNCHANGED

8264	A1014F	181	736	MVI	C'D',F1
8265	560A80	182	737	SB	SYSP
8266	DE6680	183	738	B	*
		184	739		*
		185	740		*
8267	A14EAF	186	741	FILCHK	5A,K
8268	D9F80E	187	742	MVI	F0,K,ERROR
8269	A28E5F	188	743	MVI	OA5,K
826A	59F81E	189	744	BNR	F1,K,ERROR
826B	A14EAF	190	745	MVI	5A,K
826C	59F82E	191	746	BNR	F2,K,ERROR
826D	A14E5F	192	747	MVI	55,K
826E	D9F83E	193	748	BNR	F3,K,ERROR
826F	A28EAF	194	749	MVI	AAA,K
8270	59F84E	195	750	BNR	F4,K,ERROR
8271	A28E5F	196	751	MVI	OA5,K
8272	D9F85E	197	752	BNR	F5,K,ERROR
8273	A14EAF	198	753	MVI	5A,K
8274	D9F86E	199	754	BNR	F6,K,ERROR
8275	A28E5F	200	755	MVI	OA5,K
8276	59F87E	201	756	BNR	F7,K,ERROR
8277	87800F	202	757	SR	,
		203	758		*
		204	759		*
8278	20000F	205	760	SEC1	00,F0
8279	A00E0F	206	761	RESTR	00,K
827A	AC0E1E	207	762	WAIT1	01,K,K
827B	FA7D9E	208	763	BNEL	09,K,*+2
827C	767FCE	209	764	BEQH	0C,K,*+3
827D	568480	210	765	SB	DELAY50
827E	5E7A80	211	766	B	WAIT1
827F	AC0010	212	767	AI	1,F0,F0
8280	FA82B0	213	768	BNEL	0B,F0,*+2
8281	768310	214	769	BEQH	1,F0,*+2
8282	5E7980	215	770	B	RESTR
8283	87800F	216	771	SR	,
8284	D5C880	217	772	DELAY50	DELAY10
8285	D5C880	218	773	SB	DELAY10
8286	D5C880	219	774	SB	DELAY10
8287	D5C880	220	775	SB	DELAY10
8288	D5C880	221	776	SB	DELAY10
8289	87800F	222	777	SR	,
		223	778		*
		224	779		*
		225	780		*

THIS ROUTINE FORCES A SERIES OF INST. DELAYS
 APP=F0 ONE SECOND

828A	55C680	81C6	226	781	*								ENABLE5
828B	210E9F		227	782	CMAMNT	SB							C'I',K
828C	D5CE80	81CE	228	783		MVI							OBSTROBE
828D	A10EEF		229	784		SB							C'N',K
828E	D5CE80	81CE	230	785		MVI							OBSTROBE
828F	A14E0F		231	786		SB							C'P',K
8290	D5CE80	81CE	232	787		MVI							OBSTROBE
8291	A14E5F		233	788		SB							C'U',K
8292	D5CE80	81CE	234	789		MVI							OBSTROBE
8293	214E4F		235	790		SB							C'T',K
8294	D5CE80	81CE	236	791		MVI							OBSTROBE
8295	55DE80	81DE	237	792		SB							SPACE
8296	A10E1F		238	793		SB							C'A',K
8297	D5CE80	81CE	239	794		MVI							OBSTROBE
8298	A10EDF		240	795		SB							C'M',K
8299	D5CE80	81CE	241	796		MVI							OBSTROBE
829A	210EFF		242	797		SB							C'O',K
829B	D5CE80	81CE	243	798		MVI							OBSTROBE
829C	A14E5F		244	799		SB							C'U',K
829D	D5CE80	81CE	245	800		MVI							OBSTROBE
829E	A10EEF		246	801		SB							C'N',K
829F	D5CE80	81CE	247	802		MVI							OBSTROBE
82A0	214E4F		248	803		SB							C'T',K
82A1	D5CE80	81CE	249	804		MVI							OBSTROBE
82A2	55DE80	81DE	250	805		SB							SPACE
82A3	210EFF		251	806		SB							C'O',K
82A4	D5CE80	81CE	252	807		MVI							OBSTROBE
82A5	210E6F		253	808		SB							C'F',K
82A6	D5CE80	81CE	254	809		MVI							OBSTROBE
82A7	55DE80	81DE	255	810		SB							SPACE
82A8	210E3F		256	811		SB							C'C',K
82A9	D5CE80	81CE	257	812		MVI							OBSTROBE
82AA	210EFF		258	813		SB							C'O',K
82AB	D5CE80	81CE	259	814		MVI							OBSTROBE
82AC	A10EEF		260	815		SB							C'N',K
82AD	D5CE80	81CE	261	816		MVI							OBSTROBE
82AE	214E4F		262	817		SB							C'T',K
82AF	D5CE80	81CE	263	818		MVI							OBSTROBE
82B0	214E2F		264	819		SB							C'R',K
82B1	D5CE80	81CE	265	820		MVI							OBSTROBE
82B2	210EFF		266	821		SB							C'O',K
82B3	D5CE80	81CE	267	822		MVI							OBSTROBE
82B4	210ECF		268	823		SB							C'L',K
82B5	D5CE80	81CE	269	824		MVI							OBSTROBE
			270	825		SB							

82B6	55DE80	81DE	271	826	SB	SPACE
82B7	A10EDF	81CE	272	827	MVI	C'M',K
82B8	D5CE80	81CE	273	828	SB	OBSTROBE
82B9	210E5F	81CE	274	829	MVI	C'E',K
82BA	D5CE80	81CE	275	830	SB	OBSTROBE
82BB	A10EDF	81CE	276	831	MVI	C'M',K
82BC	D5CE80	81CE	277	832	SB	OBSTROBE
82BD	A08EEF	81DE	278	833	MVI	C',K
82BE	55DE80	81CE	279	834	SB	SPACE
82BF	A08E8F	81CE	280	835	MVI	C'(',K
82C0	D5CE80	81CE	281	836	SB	OBSTROBE
82C1	A0CE0F	81CE	282	837	MVI	C'O',K
82C2	D5CE80	81CE	283	838	SB	OBSTROBE
82C3	20CEDF	81CE	284	839	MVI	C='',K
82C4	D5CE80	81CE	285	840	SB	OBSTROBE
82C5	20CE1F	81CE	286	841	MVI	C'1',K
82C6	D5CE80	81CE	287	842	SB	OBSTROBE
82C7	A0CE6F	81CE	288	843	MVI	C'6',K
82C8	D5CE80	81CE	289	844	SB	OBSTROBE
82C9	A10EBF	81CE	290	845	MVI	C'K',K
82CA	D5CE80	81CE	291	846	SB	OBSTROBE
82CB	55DE80	81DE	292	847	SB	SPACE
82CC	20CE1F	81CE	293	848	MVI	C'1',K
82CD	D5CE80	81CE	294	849	SB	OBSTROBE
82CE	20CEDF	81CE	295	850	MVI	C='',K
82CF	D5CE80	81CE	296	851	SB	OBSTROBE
82D0	20CE2F	81CE	297	852	MVI	C'2',K
82D1	D5CE80	81CE	298	853	SB	OBSTROBE
82D2	A0CE0F	81CE	299	854	MVI	C'0',K
82D3	D5CE80	81CE	300	855	SB	OBSTROBE
82D4	A10EBF	81CE	301	856	MVI	C'K',K
82D5	D5CE80	81CE	302	857	SB	OBSTROBE
82D6	208E9F	81CE	303	858	MVI	C')',K
82D7	D5CE80	81CE	304	859	SB	OBSTROBE
82D8	55DE80	81DE	305	860	SB	SPACE
82D9	87800F		306	861	SR	
			307	862	*	
			308	863	*	
82DA	0208E0		309	864	RETURN	FIFO,PHPL
82DB	AC0818		310	865	AI	I,PL,PL
82DC	05800F		311	866	TPS	
82DD	87800F		312	867	SR	
			313	868	*	
			314	869	*	
82DE	DEDE80	82DE	315	870	BDFARY	B

PUT PC'S OF TRAP BACK IN PC'S
 INCREMENT PC'S TO POINT AT RETURN ADDR.
 PUT PC'S ON STACK
 POP STACK FORCE PROGRAM TO RETURN AFTER PECH TEST

EDIT THESE LOCATIONS TO CONTAIN BAD PARITY

TO FORCE CONTROL MEM PARITY ERROR FOR TESTING


82DF 5EDF80	82DF	316	871	BDPARY1	B	*
82E0 DC2C80	802C	317	872		B	INTEST
		318	873	*END		

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0 NO. OF SYMBOLS = 99 OVERFLOWS = 43

SYMBOL	VALUE	DEFN	REFERENCES
BDPARY	82DE	0870	0052 0722
BDPARY1	82DF	0871	0724 0725
CHECK1	8075	0138	0117
CHKTST	8123	0349	
CMAMNT	828A	0782	0056
CMCONT	814D	0406	0427 0429
CMEXEC	814A	0401	0397
CMTEST	8065	0122	0111 0153 0163 0173
COMPN	8172	0453	0447
CRLF	81D8	0580	0055 0057 0616 0631 0704
DELAY10	81C8	0558	0772 0773 0774 0775 0776
DELAY5	81C9	0559	0558 0567 0569
DELAY50	8284	0772	0765
ENABLE	81C7	0557	0060
ENABLE5	81C6	0556	0574 0580 0588 0594 0602 0620 0635 0643 0782
ERROR	81F8	0620	0083 0097 0138 0139 0140 0141 0142 0143 0234 0358 0432 0501 0552 0742 0744 0746 0748 0750 0752
ERROR0	80C9	0234	0754 0756
ERROR3	812A	0358	0217 0218 0219 0220
ERROR4	8161	0432	0350 0351 0352
ERROR9	8196	0501	0422 0423 0445 0446 0448 0450 0451 0454 0455
ERRORA	81C4	0552	0489 0491
FILCHK	8267	0741	0512 0513 0515 0516 0523 0524 0526 0527 0530 0532 0534 0536 0542 0544 0546
FLVCHK	8133	0370	0396 0398
INCRF3	80C3	0225	0223
INCRK	80BA	0216	0210
INCRPC	80C5	0227	0224
INCRPH	80AC	0202	0199
INCRPL	80A7	0197	0185
INIT	81D2	0572	
INIT8	812C	0362	0355
INITCMT	8060	0115	0110
INITCRT	81E2	0594	0030 0548
INITIAL0	8010	0021	0005 0023 0024 0028 0029
INITIAL1	8023	0042	0006 0007 0008 0009 0010 0011 0012 0013 0014 0015
INITIAL2	802B	0052	0016
INPUT	8032	0061	
INSTACK	80FD	0299	0245 0255 0265 0275 0285 0295 0380 0388
INTEST	802C	0055	0067 0872
LOOPA	8045	0082	0087

SYMBOL	VALUE	DEFN	REFERENCES
LOOPADD	809B	0185	0201 0205
LOOPB	8051	0096	0101
OBSTROBE	81CE	0566	0038 0047 0576 0582 0584 0590 0596 0598 0604 0606 0608 0610 0612 0622 0624 0626 0628 0630 0637 0645 0648 0652 0654 0655 0656 0661 0663 0665 0667 0669 0672 0674 0676 0678 0680 0683 0685 0687 0689 0691 0698 0701 0702 0703 0710 0784 0786 0788 0790 0792 0795 0797 0799 0801 0803 0805 0808 0810 0813 0815 0817 0819 0821 0823 0825 0828 0830 0832 0836 0838 0840 0842 0844 0846 0849 0851 0853 0855 0857 0859 0064
ONE	803C	0071	
PART1	8011	0022	
PART2	8019	0030	
PCCNTL	8143	0392	0378 0386
PE24	8255	0719	0002
PE8	8262	0734	0004
PRINT?	8036	0065	0062
PRTRIT1	824B	0707	0714 0716
PRTBITE	824F	0711	0694 0696
PRTBYTE	8206	0635	0066 0614
READ2	806D	0130	0115
READCM	80B4	0210	0229
READDM	818A	0487	0473 0493 0494 0495 0497
RESMAX	8169	0444	0428
RESTRT	8279	0761	0770
RETURN	82DA	0864	0727
RETURN1	810D	0317	0241 0251 0261 0376
RETURN2	8113	0325	0271 0281 0291
RETURN3	8168	0441	0384
RUNF	8114	0328	0293
RUNFF	8119	0335	0353
RUNFFF	811E	0342	0354
SEC1	8278	0760	0470 0547 0632
SPACE	81DE	0588	0613 0657 0670
SPACEOUT	8212	0648	0650
SYSERROR	820D	0643	
SYSPE	820A	0640	0730 0737
SYSVE	820B	0641	
TEST#	81E8	0602	0079 0093 0107 0150 0160 0170 0179 0238 0366 0464 0507
TEST0	803F	0076	0070 0073 0549
TEST1	804B	0090	
TEST2	8057	0104	
TEST3	807C	0147	0112
TEST4	8084	0157	0154
TEST5	808C	0167	0164
TEST6	8094	0178	0174 0235

SYMBOL	VALUE	DEFN	REFERENCES
TEST7	80CB	0237	0226 0233 0359
TEST8	812E	0365	0433
TEST9	8176	0463	0456 0502
TESTA	8198	0506	0474 0553
TSTADD	8154	0415	
TSTEND	815D	0426	
WAIT1	827A	0762	0766
WAIT2	827F	0767	
WREVEN	8137	0376	
WRODD	813D	0384	0373
WRT10	80E5	0269	0263
WRT100	80ED	0279	0273
WRT1000	80F5	0289	0283
WRTDM	8182	0477	0468 0479 0480 0481 0483
WRTF	80CD	0239	
WRTFF	80D5	0249	0243
WRTFFF	80DD	0259	0253
WRTNOP	8108	0312	0246 0256 0266 0381
WRTSB	810E	0320	0276 0286 0296
WRTSB1	8163	0436	0389
ZERO	8039	0068	0063



MODULE REPAIR GUIDE

EDITED BY CUSTOMER ENGINEERING DIVISION

NO. 4.4

210-6791 TEST PROGRAM

May 19, 1978

1. INTRODUCTION

210-6791 STACK AUXILIARY REGISTER TEST PROGRAM

The 210-6791 test program was written to be used as a helpful aid in the troubleshooting and repair of the 6791 module.

This program is similiar in many respects to the 210-6790 test program, ie. utilizing preliminary tests, advancing onward to more detailed tests, and providing visual display of test results wherever possible.

This program is designed to run exclusively from PROM. It is very important to run this program with all KNOWN GOOD MODULES before attempting to repair any other module.

2. INSTALLATION/OPERATION

The standard 2200VP system repair equipment is utilized for testing the 6791 module. The only additional equipment required is a set of debug PROMS located as follows:

PROM #	LOCATION
378-2204	6789 - L27
378-2205	6789 - L28
378-2206	6789 - L29

The only installation required is to physically remove the boot/utility PROMS from the 6789 and replace them with the 6791 debug PROMS.

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 851-4111, TWX 710 343-6788, TELEX 94-7421

3. GENERAL TEST INFORMATION

POWER ON

As power is applied to the system, a micro trap to PROM location 8003 occurs which begins test operation.

START

START should clear the CRT display and locate the cursor at home position. This, of course, depends on the ability of the 6791 module to decode and execute both a SB (subroutine branch) and a SR (subroutine return).

There are also several other logic functions occurring during execution of this small subroutine. If the CRT display is not cleared, it is because this routine failed to execute properly.

INITIAL

INITIAL is a short routine that tests the ability of the Program Counter (PH, PL) to be cleared (set to 0000) and set (set to FFFF). Some of the logic functions tested are: the LPI instruction (LOAD PC'S IMMEDIATE) instruction, and the XOP instruction (EXTENDED OPERATION).

If an error occurs during execution, the program will loop in this routine until the error is cleared.

If no error occurs in the routine, a "0" should be printed on the CRT and the program advances to INITIAL 0.

INITIAL 0

INITIAL 0 checks that Auxiliary Register 00 can be cleared (set to 0000) and set (set to FFFF). The TPA (TRANSFER PC'S TO AUXILIARY REGISTER) instruction is tested for the first time during execution of this routine.

If an error occurs, the program will loop until the error is cleared. If no error occurs, the program will print a "1" on the CRT and continue on to INITIAL 1.

INITIAL 1

INITIAL 1 checks that Stack Address 0000 can be written with both all zeros and all ones (0000, FFFF). The TPS (TRANSFER PC'S TO STACK) instruction, and the TSP (TRANSFER STACK TO PC'S) instruction are first executed during this routine.

If an error occurs, the program will loop in this test. If no error occurs, the program prints a "2" on the CRT and continues on to INITIAL 2.

INITIAL 2

INITIAL 2 checks that the XPA (EXCHANGE PC'S WITH AUXILIARY REGISTER) instruction works properly. If an error occurs, the program loops in this test. If no error occurs, the program prints a "3" on the CRT and goes on to INTEST.

INTEST

INTEST is a routine designed to input via keyboard the amount of Control Memory available. If the system has 16K of Control Memory, the operator must type a "0". If the system has 20K of Control Memory, the operator must type a "1". Any response other than 0 or 1 will cause the program to print a "?" and the input statement "INPUT THE AMOUNT OF CONTROL MEMORY....." again.

If, however, the operator typed a "1" for 20K of Control Memory and the system only contained 16K of memory, a Control Memory parity error at location 4000 (PECM 4000) will result. If the operator typed a "0" and the system really had 20K of control memory, the IC will only be incremented to 03FF (hex), resulting in an insufficient test of the Instruction Counter.

After the proper character is typed on the keyboard, the program goes to START 0.

START 0

START 0 clears the CRT and homes the cursor then proceeds to TEST 0.

TEST 0

TEST 0 checks the PL (LOW ORDER PC). The PL is first cleared, then incremented by one, checking that the register incremented properly. This 'increment then test' procedure is carried on until the register equals FF (all ones).

An error in this routine will force the program to restart at TEST 0. If no error occurs, the program continues on to the next test.

NOTE: If an error occurs in any of these tests, the CRT will display:

TEST # X
ERROR

Where X = Test number that failed.

TEST 1

TEST 1 tests the PH from 00 to FF (hex) one step at a time, checking that PH increments properly. The program will restart and loop on error. If no error occurs, the program continues on to the next test.

TEST 2

TEST 2 increments the Program Counter from 0000 to FFFF (hex), one step at a time, checking that the Program Counter did increment properly. The main difference between this routine and the previous two tests is that PH and PL are being considered as one register in this test, rather than separate registers as in the previous tests. Thus, the 'carry out' from PL to PH is being exercised during this test.

TEST 3

TEST 3 is the same as test 2, except the PC's are now decremented. Initially, the PC's are set to FFFF. The PC's are then decremented and checked until they are equal to 0000.

TEST 4

TEST 4 is the Stack Address test. Stack Address 0000 is written with 0000, Stack Address 0001 is written with 0101 etc., until all the stack addresses are written. The test then reads and checks that all the addresses were written properly.

NOTE: The lower order Program Counter (PL) is duplicated in the high order Program Counter (PH).

TEST 5

TEST 5 first writes all Stack locations with zeroes (0000) and checks that zeroes were written properly, then writes all ones (FFFF) and checks that all ones were written properly.

TEST 6

TEST 6 is the Stack exerciser test. This test uses the following test patterns:

	PH		PL	
1.	0000	0001	0000	0001
2.	0000	0010	0000	0010
3.	0000	0100	0000	0100
4.	0000	1000	0000	1000
5.	0001	0000	0001	0000
6.	0010	0000	0010	0000
7.	0100	0000	0100	0000
8.	1000	0000	1000	0000

Two other patterns are also used - either all 0's or all 1's depending upon which pass the routine is executing.

The Stack is initialized with all 0's in all Stack locations. The first test pattern is written in the first Stack location. The first Stack location is read and checked. The remaining Stack locations are read and checked for the "other pattern". The test continues in this manner until all eight test patterns have been written in each location of the Stack and checked to see that no other location has changed.

Effectively, this test checks the Stack to determine whether each Stack location will:

- a) Hold a particular pattern
- b) Have any effect on another Stack location

TEST 7

TEST 7 checks that all 32 Auxiliary Registers can be written and read back with four different test patterns. The patterns are:

1.	0000	0000	0000	0000
2.	1111	1111	1111	1111
3.	0101	1010	0101	1010
4.	1010	0101	1010	0101

TEST 8

Test 8 is the Auxiliary Register address/incremental data test. Auxiliary Register 00 is written with "0000". Auxiliary Register 01 is written with "0101". This continues until Auxiliary Register 1F is written with "1F1F". At this time, all the registers are read and compared to see if the correct data was written.

TEST 9

TEST 9 writes to Control Memory location 1000 twice. The first time it is written with all 0's. The K Register and the PC's are then filled with "5A's" (alternating 1's and 0's). Location 1000 is then read back. The K Register and the Program Counter are then checked to

see that each was overwritten properly. In the second pass, location 1000 is written with "FFFF" and checked in the same manner as the first. The overall effect of this test is to check the Control Memory input to the Program Counter via the Program Counter Source Selector.

TEST A

TEST A forces the execution of two instructions, both written with bad parity. The first instruction is an LPI (LOAD PC'S IMMEDIATE). The second instruction is an SB (SUBROUTINE BRANCH). Obviously, both instructions should cause control memory parity errors, but if the parity error signal (PECM) does not reach the 6791 module or the module does not decode it properly, the instruction that caused the parity error will still be executed. In the case of the SB instruction, the program will hang, executing the instruction over and over again if the parity error is not detected.

TEST B

TEST B tests the Instruction Counter (IC) input to the Stack that is used during subroutine branches. The program writes all of Control Memory with two instructions, first a NOOP (NO OPERATION), then with a SB TSTADD (SUBROUTINE BRANCH TO LOCATION 8260). It then begins execution at control memory location 0000. The program executes the NOOP, then executes the SB TSTADD which forces a subroutine branch to PROM location 8260. The program then checks the Stack to see that the right location was pushed during the SB instruction. This program keeps executing in the same manner, until all of Control Memory is addressed.

TEST C

TEST C is the Data Memory Select 1 and 2 (DMS1, DMS2) test. This test exercises a small amount of logic on the 6791 module associated with the selection of a particular Data Memory module. This selection process is totally address dependent. It is a direct function of the high order Program Counter Register (PH) bit 7 (PH7). Depending on the condition of this bit, either DMS1 or DMS2 is asserted.

The micro-program writes two data memory locations with "5A" data patterns, then reads back the same locations checking that they did get written properly. One location is on the first memory board (DMS1), and the other location is on the second memory board (DMS2).

At the completion of this test, the program restarts at Test 0.

RESET

When RESET is keyed, the program re-runs the preliminary tests and asks for the amount of Control Memory available to the system.

PARITY ERRORS

The program will detect and display any unforced parity errors. After the error information is printed on the CRT, the program will hang, branching continuously to the same location. At this point, the RESET key should be struck to restart the program.

PARITY ERROR CONT. MEM. TRAP LOCATION
 RESET KEY STRUCK, TRAP LOCATION
 PARITY ERROR DATA MEM. TRAP LOCATION
 POWER ON RESET TRAP LOCATION

8000	5F8180	8000	8000	ORG	8000
8001	DC1080	8381	PE24	B	PE24
8002	DF9280	8010	START	B	START
8003	DC1080	8392	PE8	B	PE8
8004	DC0480	8010	START	B	START
8005	5C0580	8004	*	B	*
8006	5C0680	8005	*	B	*
8007	DC0780	8006	*	B	*
8008	DC0880	8007	*	B	*
8009	5C0980	8008	*	B	*
800A	5C0A80	8009	*	B	*
800B	DC0B80	800A	*	B	*
800C	5C0C80	800B	*	B	*
800D	DC0D80	800C	*	B	*
800E	DC1080	800D	*	B	*
800F	800000	800E	START	B	START
		800F	800000	INSTR	800000

CLEAR CRT DISPLAY DISABLE INPUTS

*CHECK PC'S CAN BE CLEARED AND SET FF

CLEAR FILE REGS. 0 AND 1
 LOAD PC'S = 0000 (CLEAR)
 FILE REG. 0 AND PL SHOULD = 00
 FILE REG. 1 AND PH SHOULD = 00
 SET FILE REG. 0 = FF
 SET FILE REG. 1 = FF
 SET PC'S = TO FFFF
 SHOULD BOTH = FF IF NOT HANG HERE
 SHOULD BOTH = FF IF NOT HANG HERE
 PUT "0" IN K REG.
 PRINT "0" ON CRT

*CHECK AUX. REG. 00 CAN BE CLEARED AND SET TO FF

CLEAR FILE REGS. 1 AND
 CLEAR PC'S
 CLEAR AUX. REG. 00
 PUT GARBAGE IN PC'S
 PUT AUX. 00 IN PC'S
 SHOULD BE EQUAL IF NOT HANG HERE
 SHOULD BE EQUAL IF NOT HANG HERE

8010	D6FE80	82FE	INIT	INIT
8011	860000	0000	FIFO, FIFO, FIFO	FIFO, FIFO, FIFO
8012	190000	8011	0000	0000
8013	D81108	8011	FO, PL, INITIAL	FO, PL, INITIAL
8014	D81119	8011	F1, PH, INITIAL	F1, PH, INITIAL
8015	23C0FF		OFF, FO	OFF, FO
8016	A00100		FO, F1	FO, F1
8017	1FCFFF		OFFF	OFFF
8018	D81108		FO, PL, INITIAL	FO, PL, INITIAL
8019	D81119		F1, PH, INITIAL	F1, PH, INITIAL
801A	A0CE0F		30, K	30, K
801B	56FA80	82FA	OBSTROBE	OBSTROBE

8023 23COFF	46	MVI	OFF,FO	46	PUT FF IN REG 0
8024 A00100	47	MV	FO,F1	47	MOVE FF TO F1
8025 1FCFFF	48	LPI	OFFFF	48	PUT FFFF IN PC'S
8026 81800F	49	TPA	,00	49	PUT FFFF IN AUX 00
8027 1B4A5A	50	LPI	5A5A	50	PUT GARBAGE IN PC'S
8028 8B800F	51	TAP	,00	51	PUT AUX. 00 IN PC'S
8029 581C08	52	BNR	FO,PL,INITIAL0	52	SHOULD BOTH = FF IF NOT HANG HERE
802A D81C18	53	BNR	F1,PL,INITIAL0	53	SHOULD BOTH = FF IF NOT HANG HERE
802B 20CE1F	54	MVI	31,K	54	PUT A "1" IN K REG
802C 56FA80	55	SB	OBSTROBE	55	PRINT A "1" ON CRT
	56			56	
	57			57	*CHECK STACK 0 CAN BE CLEARED AND SET TO FF
	58			58	*
802D 860000	59	INITIAL1 XORX	FIFO,FIFO,FIFO	59	CLEAR FILE REGS. 0 AND 1
802E 190000	60	LPI	0000	60	CLEAR PC'S
802F 05800F	61	TPS	,	61	CLEAR STACK ADDR. 0
8030 1B4A5A	62	LPI	5A5A	62	PUT GARBAGE IN PC'S
8031 8D800F	63	TSP	,	63	PUT STACK CONTENTS IN PC'S
8032 D82D08	64	BNR	FO,PL,INITIAL1	64	SHOULD BE EQUAL IF NOT HANG HERE
8033 D82D19	65	BNR	F1,PH,INITIAL1	65	SHOULD BE EQUAL IF NOT HANG HERE
8034 23COFF	66	MVI	OFF,FO	66	PUT FF IN FILE REG 0
8035 A00100	67	MV	FO,F1	67	PUT FF IN FILE REG. 1
8036 1FCFFF	68	LPI	OFFFF	68	PUT FFFF IN PC'S
8037 05800F	69	TPS	,	69	PUT FFFF IN STACK ADDR. 0
8038 1B4A5A	70	LPI	5A5A	70	PUT GARBAGE IN PC'S
8039 8D800F	71	TSP	,	71	PUT STACK ADDR 0 IN PC'S
803A D82D08	72	BNR	FO,PL,INITIAL1	72	SHOULD BE = IF NOT HANG HERE
803B D82D19	73	BNR	F1,PH,INITIAL1	73	SHOULD BE = IF NOT HANG HERE
803C 20CE2F	74	MVI	32,K	74	PUT A "2" IN K REG.
803D 56FA80	75	SB	OBSTROBE	75	PRINT A "2" ON CRT
	76			76	
	77			77	*CHECK XPA INSTR. WORKS PROPERLY
	78			78	*
803E 190000	79	INITIAL2 LPI	0000	79	CLEAR PC'S
803F 81800F	80	TPA	,00	80	CLEAR AUX 00
8040 1FCFFF	81	LPI	OFFFF	81	PUT TEST PATTERN IN PC'S
8041 03800F	82	XPA	,00	82	EXCHANGE PC'S WITH AUX 00
8042 20000F	83	MVI	00,FO	83	CLEAR FILE REGS. 0 AND 1
8043 A00100	84	MV	FO,F1	84	
8044 A3C2FF	85	MVI	OFF,F2	85	
8045 A00302	86	MV	F2,F3	86	SET FILE REGS 2 AND 3 = TO FF
8046 583E08	87	BNR	FO,PL,INITIAL2	87	PC'S SHOULD = 0000 AFTER EXCHANGE
8047 583E19	88	BNR	F1,PH,INITIAL2	88	
8048 8B800F	89	TAP	,00	89	PUT AUX 00 IN PC'S
8049 D83E28	90	BNR	F2,PL,INITIAL2	90	AUX 00 SHOULD = FFFF AFTER EXCHANGE

804A D83E39	91	BNR	F3,PH,INITIAL2	
804B A0CE3F	92	MVI	33,K	PUT A "3" IN K
804C 56FA80	93	SB	OBSTROBE	PRINT "3" ON CRT
	94	*		
	95	*	*WAIT FOR A "0" OR A "1" FROM KEYBOARD TO CONTINUE	
	96	*		
804D 570480	97	INTEST		MOVE CURSOR TO NEXT LINE
804E D68A80	98	SB	CRLF	DISPLAY "INPUT THE AMOUNT OF CONTROL MEM."
804F 570480	99	SB	CMAMNT	
8050 A0D0F	100	SB	CRLF	ALLOW INPUTS
8051 200EIF	101	MVI	00,SH	SET K FOR KEYBOARD INPUT
8052 56F380	102	MVI	1,K	ENABLE INPUT CHANNEL
8053 68532D	103	SB	ENABLE	WAIT FOR INPUT FROM KEYBOARD
8054 7C573E	104	BFL	2,SH,*	INPUTED CHARECTER = TO 3X?
8055 F05A0E	105	BNEH	J,K,PRINT?	INPUT CHAR = TO 30?
8056 F05D1E	106	BEQL	O,K,ZERO	INPUT CHAR = TO 31?
8057 20C0FF	107	BEQL	1,K,ONE	PUT A "?" IN FO
8058 573280	108	MVI	C',FO	PRINT ? ON CRT
8059 5C4D80	109	SB	PRTBYTE	GET NEXT INPUT
805A 23C6FF	110	B	INTEST	
805B A0C7FF	111	MVI	OFF,F6	SET F6,F7 = TO LAST ADDR. 16K CONT. MEM.
805C 5C6080	112	MVI	3F,F7	
805D 23C6FF	113	B	STARTO	
805E 2107FF	114	MVI	OFF,F6	SET F6,F7 = TO LAST ADDR. CONT. MEM. 20K
805F 5C6080	115	MVI	4F,F7	
	116	B	STARTO	
	117	*		
8060 D6FE80	118	SB	INIT	INHIBIT INPUTS DISABLE TRAPS
	119	*		
	120	*	*TEST PC'S FROM 0000 TO FFFF	
	121	*		
8061 20C00F	122	MVI	30,FO	PUT "0" IN FO
8062 D71480	123	SB	TEST#	PRINT "TEST# 0" ON CRT
8063 20000F	124	MVI	00,FO	CLEAR FO
8064 A0080F	125	MVI	00,PL	CLEAR PL
8065 A00800	126	MV	FO,PL	PUT TEST PATTERN IN PL
8066 D86C08	127	BNR	FO,PL,ERRORO	TEST PATTERN SHOULD = PL OR ERROR
8067 F869F0	128	BNEL	OF,FO,**2	CHECK FOR LAST PATTERN
8068 746BF0	129	BEQH	OF,FO,**3	CHECK FOR LAST PATTERN
8069 AC0010	130	AI	1,FO,FO	STEP TEST PATTERN BY ONE
806A 5C6580	131	B	LOOPA	NEXT PATTERN
806B DC6E80	132	B	TESTI	GO ON TO NEXT TEST
806C D72480	133	SB	ERROR	GO PRINT "ERROR" ON CRT
806D DC6180	134	B	TESTO	EXECUTE SAME TEST AGAIN
	135	*		

8093 F895F0	181	BNEL	OF,F0,**2	181	8095		181	8093 F895F0	165	DECREMENT F1
8094 7498F0	182	BEQH	OF,F0,DECPH	182	8098		182	8094 7498F0	166	CHECK FOR LAST DECREMENT (F0=TO 00)
8095 D89C08	183	BNR	F0,PL,ERROR3	183	809C		183	8095 D89C08	167	IF F0 = TO 00 GO DECREMENT F1
8096 D89C19	184	BNR	F1,PH,ERROR3	184	809C		184	8096 D89C19	168	
8097 DC9180	185	B	LOOPD	185	8091		185	8097 DC9180	169	
8098 2FC1F1	186	AI	OFF,F1,F1	186	8095		186	8098 2FC1F1	170	
8099 789501	187	BNEL	00,F1,DECTST	187	8095		187	8099 789501	171	DECREMENT F1
809A F49E01	188	BEQH	00,F1,TEST4	188	809E		188	809A F49E01	172	CHECK FOR LAST DECREMENT (F0,F1,-TO 00)
809B 5C9580	189	B	DECTST	189	8095		189	809B 5C9580	173	IF F0,F1 = TO 00 GO TO NEXT TEST
809C D72480	190	SB	ERROR	190	8324		190	809C D72480	174	NEXT DECREMENT OPERATION
809D DC8C80	191	B	TEST3	191	808C		191	809D DC8C80	175	GO ON TO NEXT TEST
	192	*		192			192			
	193	*STACK ADDRESS TEST		193			193			
	194	*		194			194			
809E A0C04F	195	MVI	34,F0	195	8314		195	809E A0C04F	176	PUT A "4" IN F0
809F D71480	196	SB	TEST#	196	0000		196	809F D71480	177	PRINT "TEST#4" ON CRT
80A0 190000	197	LPI	0000	197			197	80A0 190000	178	CLEAR PC'S
80A1 A00003	198	MV	PL,F0	198			198	80A1 A00003	179	CLEAR F0
80A2 A1820F	199	MVI	60,F2	199			199	80A2 A1820F	180	SET F2 = TO MAXIMUM STACK ADDRESS
80A3 05800F	200	TPS	,	200			200	80A3 05800F	181	WRITE "0000" IN STACK ADDR. 00
80A4 000FEF	201	OR	+,,	201			201	80A4 000FEF	182	STEP ADDR. BY ONE
80A5 A00008	202	MV	PL,F0	202			202	80A5 A00008	183	SAVE ADDR. IN F0 FOR COMPARE
80A6 05800F	203	TPS		203			203	80A6 05800F	184	WRITE NEW ADDR. IN STACK ADDR.
80A7 58A420	204	BNR	F2,F0,LOOPE	204	80A4		204	80A7 58A420	185	TEST FOR LAST STACK ADDR.
80A8 8D800F	205	TSP		205			205	80A8 8D800F	186	POP STACK PUT DATA IN PC'S
80A9 58AE08	206	BNR	F0,PL,ERROR4	206	80AE		206	80A9 58AE08	187	DATA READ FROM STACK SHOULD = ADDR. COUNTER
80AA 2FC0F0	207	AI	OFF,F0,F0	207			207	80AA 2FC0F0	188	DECREMENT COUNTER BY ONE
80AB 78A800	208	BNEL	0,F0,CHKSTK	208	80A8		208	80AB 78A800	189	CHECK FOR COUNT = TO 00 LAST READ OPERATION
80AC 74B000	209	BEQH	0,F0,TEST5	209	80B0		209	80AC 74B000	190	IF COUNT = 00 NEXT TEST
80AD DCA880	210	B	CHKSTK	210	80A8		210	80AD DCA880	191	NEXT ADDR. READ
80AE D72480	211	SB	ERROR	211	8324		211	80AE D72480	192	PRINT ERROR ON CRT
80AF DC9E80	212	B	TEST4	212	809E		212	80AF DC9E80	193	RESTART SAME TEST
	213	*		213			213			
	214	*WRITE STACK ALL 0'S, CHECK, WRITE ALL 1'S, CHECK.		214			214			
	215	*		215			215			
80B0 20C05F	216	MVI	35,F0	216			216	80B0 20C05F	194	PUT A "5" IN F0
80B1 D71480	217	SB	TEST#	217	8314		217	80B1 D71480	195	PRINT "TEST#5" ON CRT
80B2 190000	218	LPI	0000	218	0000		218	80B2 190000	196	CLEAR PC'S FOR WRITE
80B3 0200E8	219	MXV	PHPL,F1F0	219			219	80B3 0200E8	197	SET MAXIMUM ADDR. TO 60 (HEX VALUE FOR 96 DECIMAL)
80B4 A1820F	220	MVI	60,F2	220			220	80B4 A1820F	198	SET COUNT TO 0
80B5 20030F	221	MVI	00,F3	221			221	80B5 20030F	199	ALL 1'S COMPARATOR
80B6 A3C4FF	222	MVI	OFF,F4	222			222	80B6 A3C4FF	200	WRITE STACK
80B7 05800F	223	TPS	,	223			223	80B7 05800F	201	STEP COUNTER BY ONE
80B8 AC0313	224	AI	1,F3,F3	224			224	80B8 AC0313	202	CHECK MAX. LEVEL AGAINST COUNTER
80B9 D8B723	225	BNR	F2,F3,LOOPF	225	80B7		225	80B9 D8B723	203	

80BA 05800F	226	CHSTK0	TPS		PUT STACK DATA IN PC'S
80BB D8C608	227	BNR	BNR	F0, PL, ERRORS	CHECK LOW ORDER DATA = TO TEST PATTERN
80BC D8C619	228	BNR	BNR	F1, PH, ERRORS	CHECK HIGH ORDER DATA = TO TEST PATTERN
80BD 2FC3F3	229	AI	AI	OFF, F3, F3	DECREMENT COUNTER BY ONE
80BE A08E03	230	MV	MV	F3, K	PUT COUNTER IN K REG. FOR VISUAL AIDE
80BF 78BA03	231	BNEL	BNEL	0, F3, CHSTKO	CHECK IF COUNTER = TO 0
80C0 74C203	232	BEQH	BEQH	0, F3, ONES	IF COUNT = TO 00 WRITE ONES
80C1 DCBA80	233	B	B	CHSTKO	NEXT 0'S WRITE
80C2 D8C448	234	ONES	BNR	F4, PL, **2	CHECK LOW ORDER PC = TO "FF"
80C3 D0C849	235	BER	BER	F4, PH, TEST6	IF PC= "FFFF" DON'T WRITE ONES, GO NEXT TEST
80C4 1FCFFF	236	LPI	LPI	OFFF	SET PC'S = TO ALL 1'S
80C5 DCB380	237	B	B	START5	RESTART TEST, THIS TIME WRITE 1'S
80C6 D72480	238	ERROR5	SB	ERROR	PRINT ERROR ON CRT
80C7 DCB080	239	B	B	TEST5	RESTART SAME TEST
	240	*			
	241	*			
	242	*			
	243	*			
	244	*			
	245	TEST6	MVI	36, F0	PRINT TEST#6 ON CRT
80C8 20C06F	246	SB	SB	TEST#	INITIAL TEST PATTERN TO 01
80C9 D71480	247	START5	MVI	01, F0	INITIAL TEST LEVEL TO 01
80CA A0001F	248		MVI	01, F1	INITIAL LEVEL COUNTER TO 00
80CB 20011F	249		MVI	00, F2	SET MAX LEVEL TO 96 (HEX 60)
80CC A0020F	250		MVI	60, F3	SET F4 = TO CONSTANT OF 1
80CD 21830F	251		MVI	01, F4	SET F5 = TO CONSTANT OF 0
80CE 20041F	252		MVI	00, F5	INITIAL "OTHER PATTERN" TO 00
80CF 20050F	253		MVI	00, F6	
80D0 20060F	254	*			
	255	*WRITE TEST PATTERN AT TEST LEVEL			
	256	*			
	257		MV	F4, F2	MOVE A 1 TO THE LEVEL COUNTER
80D1 200204	258	WRITE1	BER	F2, F1, WRITE1A	BRANCH IF LEVEL COUNT = TEST LEVEL
80D2 50D621	259		MV	F6, PL	PUT OTHER PATTERN IN PC'S
80D3 A00806	260		MV	F6, PH	
80D4 200906	261		B	READEND	MOVE PATTERN TO PC'S
80D5 5CD880	262	WRITE1A	MV	F0, PL	WRITE PATTERN INTO STACK
80D6 A00800	263		MV	F0, PH	ADD A 1 TO LEVEL COUNTER
80D7 200900	264	READEND	TPS		TEST TO SEE IF END OF STACK. IF NOT, BRANCH
80D8 05800F	265		AC, 0	F4, F2, F2	
80D9 988242	266		BLER	F2, F3, WRITE1	
80DA 48D223	267	*			
	268	*READ ENTIRE STACK			
	269	*			
80DB A00203	270		MV	F3, F2	MOVE MAX LEVEL TO COUNTER

80DC 8D800F	271	READI	TSP		PUT STACK IN PC'S
80DD D0E121	272	BER	BER	F2,F1,READTEST	IF LEVEL = TEST LEVEL BRANCH
80DE D8F169	273	BNR	BNR	F6,PH,ERROR6	IF PH() OTHER PATTERN BRANCH TO ERROR6
80DF 58F168	274	BNR	BNR	F6,PL,ERROR6	
80E0 DCE380	275	B	B	STACKCOM	
80E1 58F108	276	READTEST	BNR	F0,PL,ERROR6	IF PL() TEST PATTERN ERROR6
80E2 D8F109	277	BNR	BNR	F0,PH,ERROR6	
80E3 0C822F	278	STACKCOM	SC,,0	F2,,F2	SUBTRACT 1 FROM LEVEL POINTER
80E4 58DC52	279	BNR	BNR	F5,F2,READI	BRANCH IF LEVEL COUNTER () 0
	280	*			
	281	*GENERATE		NEXT TEST PATTERN	
	282	*			
80E5 188000	283	AC,,0	AC,,0	F0,F0,F0	ADD F0 TO F0 (SHIFT LEFT ONE BIT)
80E6 58D105	284	BNR	BNR	F0,F5,WRITEI-1	CHECK TO SEE IF ALL EIGHT PATTERNS DONE
80E7 A0001F	285	MVI	MVI	01,F0	MOVE INITIAL PATTERN TO F0
	286	*			
	287	*INCREMENT		TEST LEVEL	
	288	*			
80E8 988141	289	ADDLEVEL	AC,,0	F4,F1,F1	ADD A 1 TO TEST LEVEL
80E9 48D113	290	BLER	BLER	F1,F3,WRITEI-1	IF NEW TEST LEVEL(= 96 BRANCH
80EA A3C8FF	291	MVI	MVI	OFF,PL	MOVE FF TO PL (COMPLEMENT)
80EB D0EF68	292	BER	BER	F6,PL,ENDDIAGI	IF OTHER PATTERN = FF THEN DONE
	293	*			
	294	*CHANGE		PATTERN TO ALL 1'S	
	295	*			
80EC 23C6FF	296	MVI	MVI	OFF,F6	MOVE ALL ONE'S TO F6
80ED 200104	297	MV	MV	F4,F1	MOVE 1 TO TEST LEVEL
80EE 5CD280	298	B	B	WRITEI	WRITE OTHER PATTERN AT TEST LEVEL
80EF 20000F	299	ENDDIAG1	MVI	00,F0	
80F0 DCF480	300	B	B	TEST7	
80F1 D72480	301	ERROR6	SB	ERROR	
80F2 DCC880	302	B	B	TEST6	
80F3 200F0F	303	NOP	NOP	.	

80F4 A0C07F						37,F0	PUT A "7" IN F0
80F5 D71480	8314	SB	TEST#	306		TEST#	PRINT TEST#7 ON CRT
80F6 190000	0000	LPI	0000	307		0000	CLEAR PC'S
80F7 D4FF80	80FF	SB	START7	308		START7	WRITE ALL AUX REGS. WITH 0'S AND CHECK
80F8 1FCFFF	FFFF	LPI	OFFF	309		OFFF	SET PC'S = TO ALL 1'S
80F9 D4FF80	80FF	SB	START7	310		START7	WRITE AND READ CHECK AUX REGS. WITH 1'S
80FA 1B4A5A	5A5A	LPI	5A5A	311		5A5A	LOAD PC'S WITH TEST PATTERN
80FB D4FF80	80FF	SB	START7	312		START7	WRITE AND CHECK ALL REGS. = TO 5A5A
80FC 1D85A5	A5A5	LPI	0A5A5	313		0A5A5	LOAD PC'S WITH TEST PATTERN
80FD D4FF80	80FF	SB	START7	314		START7	WRITE, CHECK ALL REGS. = TO "A5A5"
80FE DD6A80	816A	B	TEST8	315		TEST8	
				316	*		
				317	*		
				318	*		
80FF 0200E8		PHPL,FIFO		319	START7	PHPL,FIFO	SAVE TEST PATTERN IN FILE REGS.
8100 550380	8103	SB	AUXWRT	320		AUXWRT	WRITE ALL AUX REGS. WITH 0'S
8101 552480	8124	SB	AUXCHK	321		AUXCHK	READ AND CHECK ALL REGS.
8102 87800F		SR		322			
				323	*		
				324	*		
				325	*		
				326	*		
				327	*		
				328	*		
8103 81800F		TPA	AUXWRT	329	AUXWRT	TPA	WRITE ALL AUX REGS. WITH TEST PATTERN
8104 01801F		TPA		330		TPA	
8105 01802F		TPA		331		TPA	
8106 81803F		TPA		332		TPA	
8107 01804F		TPA		333		TPA	
8108 81805F		TPA		334		TPA	
8109 81806F		TPA		335		TPA	
810A 01807F		TPA		336		TPA	
810B 01808F		TPA		337		TPA	
810C 81809F		TPA		338		TPA	
810D 8180AF		TPA		339		TPA	
810E 0180BF		TPA		340		TPA	
810F 8180CF		TPA		341		TPA	
8110 0180DF		TPA		342		TPA	
8111 0180EF		TPA		343		TPA	
8112 8180FF		TPA		344		TPA	
8113 01810F		TPA		345		TPA	
8114 81811F		TPA		346		TPA	
8115 81812F		TPA		347		TPA	
8116 01813F		TPA		348		TPA	
8117 81814F		TPA		349		TPA	

8118 01815F	46	350	TPA	,15	
8119 01816F	47	351	TPA	,16	
811A 81817F	48	352	TPA	,17	
811B 81818F	49	353	TPA	,18	
811C 01819F	50	354	TPA	,19	
811D 0181AF	51	355	TPA	,1A	
811E 8181BF	52	356	TPA	,1B	
811F 0181CF	53	357	TPA	,1C	
8120 8181DF	54	358	TPA	,1D	
8121 8181EF	55	359	TPA	,1E	
8122 0181FF	56	360	TPA	,1F	
8123 87800F	57	361	SR	,	
	58	362	*		
	59	363	*		
	60	364	*		
	61	365	AUXCHK		
8124 8B800F	62	366	TAP	,00	PATCH
8125 556580	63	367	SB	,01	PATCH
8126 0B801F	64	368	TAP	,02	PATCH
8127 556580	65	369	SB	,03	PATCH
8128 0B802F	66	370	TAP	,04	PATCH
8129 556580	67	371	SB	,05	PATCH
812A 8B803F	68	372	TAP	,06	PATCH
812B 556580	69	373	SB	,07	PATCH
812C 0B804F	70	374	TAP	,08	PATCH
812D 556580	71	375	SB	,09	PATCH
812E 8B805F	72	376	TAP	,0A	PATCH
812F 556580	73	377	SB	,0B	PATCH
8130 8B806F	74	378	TAP	,0C	PATCH
8131 556580	75	379	SB	,0D	PATCH
8132 0B807F	76	380	TAP	,0E	PATCH
8133 556580	77	381	SB		
8134 0B808F	78	382	TAP		
8135 556580	79	383	SB		
8136 8B809F	80	384	TAP		
8137 556580	81	385	SB		
8138 8B80AF	82	386	TAP		
8139 556580	83	387	SB		
813A 0B80BF	84	388	TAP		
813B 556580	85	389	SB		
813C 8B80CF	86	390	TAP		
813D 556580	87	391	SB		
813E 0B80DF	88	392	TAP		
813F 556580	89	393	SB		
8140 0B80EF	90	394	TAP		
8141 556580			SB		

CHECK ALL AUX REGS. WRITTEN PROPERLY

8142 8B80FF	91	395	TAP	,OF
8143 556580	92	396	SB	PATCHK
8144 0B810F	93	397	TAP	,10
8145 556580	94	398	SB	PATCHK
8146 8B811F	95	399	TAP	,11
8147 556580	96	400	SB	PATCHK
8148 8B812F	97	401	TAP	,12
8149 556580	98	402	SB	PATCHK
814A 0B813F	99	403	TAP	,13
814B 556580	100	404	SB	PATCHK
814C 8B814F	101	405	TAP	,14
814D 556580	102	406	SB	PATCHK
814E 0B815F	103	407	TAP	,15
814F 556580	104	408	SB	PATCHK
8150 0B816F	105	409	TAP	,16
8151 556580	106	410	SB	PATCHK
8152 8B817F	107	411	TAP	,17
8153 556580	108	412	SB	PATCHK
8154 8B818F	109	413	TAP	,18
8155 556580	110	414	SB	PATCHK
8156 0B819F	111	415	TAP	,19
8157 556580	112	416	SB	PATCHK
8158 0B81AF	113	417	TAP	,1A
8159 556580	114	418	SB	PATCHK
815A 8B81BF	115	419	TAP	,1B
815B 556580	116	420	SB	PATCHK
815C 0B81CF	117	421	TAP	,1C
815D 556580	118	422	SB	PATCHK
815E 8B81DF	119	423	TAP	,1D
815F 556580	120	424	SB	PATCHK
8160 8B81EF	121	425	TAP	,1E
8161 556580	122	426	SB	PATCHK
8162 0B81FF	123	427	TAP	,1F
8163 556580	124	428	SB	PATCHK
8164 87800F	125	429	SR	,
	126	430	*	
	127	431	*	
	128	432	*	
8165 D96808	129	433	PATCHK	FO,PL,ERROR7
8166 D96819	130	434	BNR	F1,PH,ERROR7
8167 87800F	131	435	BNR	
	132	436	SR	
	133	437	*	
	134	438	*	
8168 D72480	135	439	ERROR7	SR

TEST PATTERN SHOULD BE = TO AUX. REG.

PRINT "ERROR" ON CRT

8169	DCF480	80F4	136	440	B	TEST7	REPEAT SAME TEST
			137	441			
			138	442	*	* THIS TEST WRITES ADDR. OF AUX REG IN REG AND CHECKS	
			139	443	*		
			140	444	TEST8		
			141	445	MVI	38,FO	PUT AN "8" IN FO
816A	A0C08F		142	446	SB	TEST#	PRINT "TEST#8 ON CRT"
816B	D71480	8314	143	447	LPI	0000	LOAD PC'S WITH 0'S
816C	190000	0000	144	448	TPA	,00	WRITE 0'S IN AUX 00
816D	81800F		145	449	SB	AUXINC	
816E	55ED80	81ED	146	450	TPA	,01	WRITE A 0101 IN AUX 01
816F	01801F		147	451	SB	AUXINC	
8170	55ED80	81ED	148	452	TPA	,02	WRITE A 0202 IN AUX 2
8171	01802F		149	453	SB	AUXINC	
8172	55ED80	81ED	150	454	TPA	,03	
8173	81803F		151	455	SB	AUXINC	
8174	55ED80	81ED	152	456	TPA	,04	
8175	01804F		153	457	SB	AUXINC	
8176	55ED80	81ED	154	458	TPA	,05	
8177	81805F		155	459	SB	AUXINC	
8178	55ED80	81ED	156	460	TPA	,06	
8179	81806F		157	461	SB	AUXINC	
817A	55ED80	81ED	158	462	TPA	,07	
817B	01807F		159	463	SB	AUXINC	
817C	55ED80	81ED	160	464	TPA	,08	
817D	01808F		161	465	SB	AUXINC	
817E	55ED80	81ED	162	466	TPA	,09	
817F	81809F		163	467	SB	AUXINC	
8180	55ED80	81ED	164	468	TPA	,0A	
8181	8180AF		165	469	SB	AUXINC	
8182	55ED80	81ED	166	470	TPA	,0B	
8183	0180BF		167	471	SB	AUXINC	
8184	55ED80	81ED	168	472	TPA	,0C	
8185	8180CF		169	473	SB	AUXINC	
8186	55ED80	81ED	170	474	TPA	,0D	
8187	0180DF		171	475	SB	AUXINC	
8188	55ED80	81ED	172	476	TPA	,0E	
8189	0180EF		173	477	SB	AUXINC	
818A	55ED80	81ED	174	478	TPA	,0F	
818B	8180FF		175	479	SB	AUXINC	
818C	55ED80	81ED	176	480	TPA	,10	
818D	01810F		177	481	SB	AUXINC	
818E	55ED80	81ED	178	482	TPA	,11	
818F	81811F		179	483	SB	AUXINC	
8190	55ED80	81ED	180	484	TPA	,12	
8191	81812F				SB	AUXINC	
8192	55ED80	81ED					

8193 01813F	181	485	TPA	,13
8194 55ED80	182	486	SB	AUXINC
8195 81814F	183	487	TPA	,14
8196 55ED80	184	488	SB	AUXINC
8197 01815F	185	489	TPA	,15
8198 55ED80	186	490	SB	AUXINC
8199 01816F	187	491	TPA	,16
819A 55ED80	188	492	SB	AUXINC
819B 81817F	189	493	TPA	,17
819C 55ED80	190	494	SB	AUXINC
819D 81818F	191	495	TPA	,18
819E 55ED80	192	496	SB	AUXINC
819F 01819F	193	497	TPA	,19
81A0 55ED80	194	498	SB	AUXINC
81A1 0181AF	195	499	TPA	,1A
81A2 55ED80	196	500	SB	AUXINC
81A3 8181BF	197	501	TPA	,1B
81A4 55ED80	198	502	SB	AUXINC
81A5 0181CF	199	503	TPA	,1C
81A6 55ED80	200	504	SB	AUXINC
81A7 8181DF	201	505	TPA	,1D
81A8 55ED80	202	506	SB	AUXINC
81A9 8181EF	203	507	TPA	,1E
81AA 55ED80	204	508	SB	AUXINC
81AB 0181FF	205	509	TPA	,1F
	206	510		
	207	511		
	208	512		
81AC 20000F	209	513	MVI	00,F0
81AD 8B800F	210	514	TAP	,00
81AE 55F080	211	515	SB	INCCHK
81AF 0B801F	212	516	TAP	,01
81B0 55F080	213	517	SB	INCCHK
81B1 0B802F	214	518	TAP	,02
81B2 55F080	215	519	SB	INCCHK
81B3 8B803F	216	520	TAP	,03
81B4 55F080	217	521	SB	INCCHK
81B5 0B804F	218	522	TAP	,04
81B6 55F080	219	523	SB	INCCHK
81B7 8B805F	220	524	TAP	,05
81B8 55F080	221	525	SB	INCCHK
81B9 8B806F	222	526	TAP	,06
81BA 55F080	223	527	SB	INCCHK
81BB 0B807F	224	528	TAP	,07
81BC 55F080	225	529	SB	INCCHK
81BD 0B808F			TAP	,08

CLEAR COMPARITOR
 PUT AUX 00 IN PC'S FOR TEST
 GO TEST FOR CORRECT DATA IN AUX REG 00

81BE 55F080	81F0	226	530	SB	INCCHK
81BF 8B809F	81F0	227	531	TAP	,09
81C0 55F080	81F0	228	532	SB	INCCHK
81C1 8B80AF	81F0	229	533	TAP	,0A
81C2 55F080	81F0	230	534	SB	INCCHK
81C3 0B80BF	81F0	231	535	TAP	,0B
81C4 55F080	81F0	232	536	SB	INCCHK
81C5 8B80CF	81F0	233	537	TAP	,0C
81C6 55F080	81F0	234	538	SB	INCCHK
81C7 0B80DF	81F0	235	539	TAP	,0D
81C8 55F080	81F0	236	540	SB	INCCHK
81C9 0B80EF	81F0	237	541	TAP	,0E
81CA 55F080	81F0	238	542	SB	INCCHK
81CB 8B80FF	81F0	239	543	TAP	,0F
81CC 55F080	81F0	240	544	SB	INCCHK
81CD 0B810F	81F0	241	545	TAP	,10
81CE 55F080	81F0	242	546	SB	INCCHK
81CF 8B811F	81F0	243	547	TAP	,11
81D0 55F080	81F0	244	548	SB	INCCHK
81D1 8B812F	81F0	245	549	TAP	,12
81D2 55F080	81F0	246	550	SB	INCCHK
81D3 0B813F	81F0	247	551	TAP	,13
81D4 55F080	81F0	248	552	SB	INCCHK
81D5 8B814F	81F0	249	553	TAP	,14
81D6 55F080	81F0	250	554	SB	INCCHK
81D7 0B815F	81F0	251	555	TAP	,15
81D8 55F080	81F0	252	556	SB	INCCHK
81D9 0B816F	81F0	253	557	TAP	,16
81DA 55F080	81F0	254	558	SB	INCCHK
81DB 8B817F	81F0	255	559	TAP	,17
81DC 55F080	81F0	256	560	SB	INCCHK
81DD 8B818F	81F0	257	561	TAP	,18
81DE 55F080	81F0	258	562	SB	INCCHK
81DF 0B819F	81F0	259	563	TAP	,19
81E0 55F080	81F0	260	564	SB	INCCHK
81E1 0B81AF	81F0	261	565	TAP	,1A
81E2 55F080	81F0	262	566	SB	INCCHK
81E3 8B81BF	81F0	263	567	TAP	,1B
81E4 55F080	81F0	264	568	SB	INCCHK
81E5 0B81CF	81F0	265	569	TAP	,1C
81E6 55F080	81F0	266	570	SB	INCCHK
81E7 8B81DF	81F0	267	571	TAP	,1D
81E8 55F080	81F0	268	572	SB	INCCHK
81E9 8B81EF	81F0	269	573	TAP	,1E
81EA 55F080	81F0	270	574	SB	INCCHK

81EB 0B81FF	271	TAP	.IF		
81EC 55F080	272	SB	INCCHK		
	273		*		
	274		*		
81ED 000FEF	275	AUXINC		INCREMENT PC'S BY 1	
81EE A00908	276	MV	PL,PH	DUPLICATE LOW PC IN THE HIGH PC	
81EF 87800F	277	SR	.		
	278		*		
	279		*		
81F0 59F608	280	INCCHK	FO,PL,ERROR8	COMPARITOR SHOULD = AUX DATA IN PC'S	
81F1 D9F609	281	BNR	FO,PH,ERROR8		
81F2 AC0010	282	AI	1,FO,FO		
81F3 79F500	283	BNEL	0,FO,**2		
81F4 75F820	284	BEQH	2,FO,TEST9	IF COMPARITOR = 20 GO TO NEXT TEST	
81F5 87800F	285	SR	.		
	286		*		
	287		*		
81F6 D72480	288	ERROR8	SB	PRINT "ERROR" ON CRT	
81F7 DD6A80	289	B	TEST8		
	290		*		
	291		*		

81F8 20C09F	1	597	TEST9	MVI	39,FO	PUT A "9" IN FO
81F9 D71480	2	598	SB	TEST#	**9	PRINT "TEST#9" ON CRT
81FA 1D0203	3	599	LPI			PUT SR,WCM ADDR. +1 IN PC'S
81FB 05800F	4	600	TPS			PUSH ADDR. ON STACK
81FC 994000	5	601	LPI	1000		LOAD PC'S WITH ADDR. TO BE WRITTEN
81FD 05800F	6	602	TPS			PUSH ADDR. ON STACK
81FE 220E0F	7	603	MVI	80,K		SET K = TO ALL 0'S EXCEPT FOR PARITY BIT
81FF A7CEFE	8	604	XORI	OFF,K,K		COMPLEMENT K FOR WRITE
8200 A0080F	9	605	MVI	00,PL		SET PL = TO ALL 0'S
8201 20090F	10	606	MVI	00,PH		SET PH = TO ALL 0'S
8202 078400	11	607	SR,WCM			WRITE LOC. 1000 IN CONT MEM WITH ALL 0'S
8203 A14EAF	12	608	MVI	5A,K		PUT GARBAGE IN K
8204 A148AF	13	609	MVI	5A,PL		PUT GARBAGE IN PL
8205 2149AF	14	610	MVI	5A,PH		PUT GARBAGE IN PH
8206 9D020B	15	611	LPI	**5		LOAD PC'S WITH SR,RCM ADDR. + 1
8207 05800F	16	612	TPS			PUSH ADDR. ON STACK
8208 994000	17	613	LPI	1000		LOAD PC'S WITH ADDR. 1000
8209 05800F	18	614	TPS			PUSH ADDR. ON STACK
820A 878600	19	615	SR,RCM			READ CONTROL MEMORY
820B 7A290E	20	616	BNEL	0,K,ERROR9		CHECK THAT CONT. MEM. DATA OK
820C 7E298E	21	617	BNEH	8,K,ERROR9		
820D 7A2908	22	618	BNEL	0,PL,ERROR9		
820E FE2908	23	619	BNEH	0,PL,ERROR9		
820F FA2909	24	620	BNEL	0,PH,ERROR9		
8210 7E2909	25	621	BNEH	0,PH,ERROR9		
	26	622	*			
	27	623	*			
8211 9D021A	28	624	LPI	**9		PUT SR,WCM ADDR. +1 IN PC'S
8212 05800F	29	625	TPS			PUSH ADDR. ON STACK
8213 994000	30	626	LPI	1000		LOAD PC'S WITH ADDR. TO BE WRITTEN
8214 05800F	31	627	TPS			PUSH ADDR. ON STACK
8215 21CEFF	32	628	MVI	7F,K		SET K = TO ALL 1'S EXCEPT FOR PARITY BIT
8216 A7CEFE	33	629	XORI	OFF,K,K		COMPLEMENT K FOR WRITE
8217 A3C8FF	34	630	MVI	OFF,PL		SET PL = TO ALL 1'S
8218 23C9FF	35	631	MVI	OFF,PH		SET PH = TO ALL 1'S
8219 078400	36	632	SR,WCM			WRITE LOC. 1000 IN CONT MEM WITH ALL 1'S
821A A14EAF	37	633	MVI	5A,K		PUT GARBAGE IN K
821B A148AF	38	634	MVI	5A,PL		PUT GARBAGE IN PL
821C 2149AF	39	635	MVI	5A,PH		PUT GARBAGE IN PH
821D 1D0222	40	636	LPI	**5		LOAD PC'S WITH SR,RCM ADDR. + 1
821E 05800F	41	637	TPS			PUSH ADDR. ON STACK
821F 994000	42	638	LPI	1000		LOAD PC'S WITH ADDR. 1000
8220 05800F	43	639	TPS			PUSH ADDR. ON STACK
8221 878600	44	640	SR,RCM			READ CONTROL MEMORY
8222 7A29FE	45	641	BNEL	OF,K,ERROR9		CHECK THAT CONT. MEM. DATA OK

8223	7E297E	8229	46	BNEH	7, K, ERROR9
8224	7A29F8	8229	47	BNEL	OF, PL, ERROR9
8225	FE29F8	8229	48	BNEH	OF, PL, ERROR9
8226	FA29F9	8229	49	BNEL	OF, PH, ERROR9
8227	7E29F9	8229	50	BNEH	OF, PH, ERROR9
8228	DE2B80	822B	51	B	TESTA
			52	*	
			53	*	
8229	D72480	8324	54	SB	ERROR
822A	5DF880	81F8	55	B	TEST9
			56	*	
			57	*	TEST FOR PARITY ERROR CONT. MEM.
			58	*	
822B	21001F		59	MVI	41, F0
822C	D71480	8314	60	SB	TEST#
822D	D7A980	83A9	61	SB	BDPARY
822E	5E2F80	822F	62	B	INITB
			63	*	
			64	*	INSTRUCTION COUNTER INPUT TO STACK
			65	*	
822F	AC0616		66	INITB	1, F6, F6
8230	AC0717		67	AI	1, F7, F7
8231	21002F		68	MVI	42, F0
8232	D71480	8314	69	SB	TEST#
8233	190000	0000	70	LPI	0000
8234	81800F		71	TPA	, 00
8235	01804F		72	TPA	, 04
8236	8B800F		73	TAP	, 00
8237	A00508		74	MV	PL, F5
8238	280515		75	ANDI	01, F5, F5
8239	F24015	8240	76	BEQL	01, F5, WRODD
			77	*	
			78	*	
823A	1D027E	827E	79	LPI	RETURN1
823B	01801F		80	TPA	, 01
823C	9D0246	8246	81	LPI	PCCNTL
823D	01802F		82	TPA	, 02
823E	D67F80	827F	83	SB	INSTACK
823F	5E7980	8279	84	B	WRNOP
			85	*	
			86	*	
8240	9D026B	826B	87	LPI	RETURN3
8241	01801F		88	TPA	, 01
8242	9D0246	8246	89	LPI	PCCNTL
8243	01802F		90	TPA	, 02

GO TO NEXT TEST

PUT "A" IN FO
 PRINT TEST#A ON CRT
 EXECUTE INSTRUCTIONS WRITTEN WITH BAD PARITY
 GO TO NEXT TEST

PRINT TEST#8 ON CRT
 LOAD PC'S = TO 0
 INIT ADDR. POINTER
 INIT ADDR. COUNTER
 GET ADDR. POINTER
 PUT PC LOW IN FILE REG 5 FOR TEST
 MASK OFF ALL BUT BIT 0
 IF ADDR. IS ODD GO WRITE ODD

PUT RETURN ADDR. IN PC'S
 SAVE RETURN ADDR. IN AUX 1
 LOAD PC'S NEXT ROUTINE ADDR.
 SAVE ADDR. IN AUX 2
 SET UP STACK FOR WRITE CONT. MEM.
 EVEN ADDR. GO WRITE A NOP HERE

PUT RETURN ADDR. IN PC'S
 SAVE ADDR. AUX 1
 LOAD PC'S WITH ADDR. OF NEXT ROUTINE
 SAVE ADDR. IN AUX 2

8244 D67F80	827F	91	SB	INSTACK	SET UP STACK FOR WRITE CONT. MEM.
8245 DE6680	8266	92	B	WRTSBI	ODD ADDR. GO WRITE SUB BRANCH "TSTADD"
		93			
		94			
8246 8B800F		95	TAP	,00	GET ADDR. POINTER
8247 000FEF		96	OR	+,,	INCREMENT POINTER BY 1
8248 0200E8		97	VMX	PHPL,F1F0	MOVE PC'S TO FILE REGS FOR TEST
8249 81800F		98	TPA	,00	SAVE UPDATED ADDR. POINTER
824A DA3606	8236	99	BNR	F0,F6,FLVCHK	CHECK TO SEE IF ADDR. = "00"
824B 524D17	824D	100	BER	F1,F7,CMEXC	SEE IF PC'S = TO LAST VALID CM ADDR.
824C DE3680	8236	101	B	FLVCHK	GO CHECK ODD OR EVEN THEN WRITE
		102			
		103			
824D 190000	0000	104	LPI	0000	LOAD PC'S TO = 0
824E 05800F		105	TPS	,	PUSH 0 ON THE STACK
824F 87800F		106	SR	,	START PROGRAM EXECUTION AT LOCATION 0
		107			
		108			
8250 0B804F		109	TAP	,04	PUT ADDR. COUNTER IN PC'S
8251 000FEF		110	OR	+,,	STEP COUNT BY 1
8252 000FEF		111	OR	+,,	STEP COUNT BY 1 (TOTAL STEPS = 2)
8253 01804F		112	TPA	,04	SAVE UPDATED COUNT
8254 8B800F		113	TAP	,00	GET NEXT CM ADDR.
8255 05800F		114	TPS	,	PUSH ADDR. ON STACK
8256 87800F		115	SR	,	POP STACK START EXECUTION AT CM ADDR.
		116			
		117			
8257 8D800F		118	TSP	,	SAVE UPDATED CM ADDR. RESULTING FROM SB
8258 81800F		119	TPA	,00	STORE ADDR.. AUX 0
8259 0B804F		120	TAP	,04	GET ADDR. COUNTER
825A 8202E8		121	VMX	PHPL,F3F2	MOVE ADDR. COUNTER TO FILE REGS
825B 8B800F		122	TAP	,00	GET UPDATED CM ADDR.
825C 800FFF		123	OR	-,,	DECREMENT ADDR. POINTER BY 1
825D 800FFF		124	OR	-,,	DECREMENT ADDR. POINTER BY 1 (TOTAL -2)
825E 5A6439	8264	125	BNR	F3,PH,ERRORB	COMPARE TO SEE IF COUNT = TO ADDR.
825F 5A6428	8264	126	BNR	F2,PL,ERRORB	COMPARE TO SEE IF COUNT = TO ADDR.
		127			
		128			
8260 8B800F		129	TAP	,00	GET UPDATED CM ADDR. PUT ADDR. IN PC'S
8261 5A5068	8250	130	BNR	F6,PL,CMCONT	LAST CONT MEM ADDR. LOW ORDER?
8262 D26C79	826C	131	BER	F7,PH,RESMAX	LAST CONT MEM ADDR HIGH ORDER?
8263 DE5080	8250	132	B	CMCONT	NOT LAST ADDR. GO EXECUTE AGAIN
		133			
		134			
8264 D72480	8324	135	SB	ERROR	ERROR

Address	Instruction	Comments
8265 5E3180	B	TESTB
136 732		
137 733	*	
138 734	*	
139 735	WRTSBI	OD6,K
140 736	MVI	OFF,K,K
141 737	XORI	80,PL
142 738	MVI	57,PH
143 739	SR,WCM	
144 740	SR	
145 741	RETURN3	
146 742	*	
147 743	RESMAX	OFF,F6,F6
148 744	XORI	IS LOW ORDER F6 = TO "FF"
8264 8264	BNEL	IS HIGH ORDER F6 = TO "F"
8264 8264	BNEH	CHECK TO SEE IF F7 = TO "04" (16K MEM)
8275 8275	BEQH	IF F7 NOT = TO "05" (20K MEM) ERROR
8276 8276	BNEH	F7 = TO "05" CHANGE TO "4F"
8277 8277	XORI	IS LOW ORDER F7 = TO "F"
8278 8278	BNEL	IS HIGH ORDER F7 = TO "4"
8279 8279	BNEH	RESTART PROGRAM
827A 827A	B	F7 = TO "04" CHANGE TO "3F"
827B 827B	XORI	IS F7 LOW ORDER = TO "F"
827C 827C	BNEL	IS F7 HIGH ORDER = TO "3"
827D 827D	BNEH	RESTART PROGRAM
827E 827E	B	TESTC
160 756	*	
161 757	*	
162 758	WRTNOP	20,K
163 759	XORI	OFF,K,K
164 760	MVI	OFF,PL
165 761	MVI	OFF,PH
166 762	SR,WCM	
167 763	SR	
168 764	*	
169 765	*	
170 766	INSTACK	SAVE STACK
171 767	TPA	SAVE PC'S FROM SUB BRANCH
172 768	TAP	PUT NEXT ROUTINE ADDR. IN PC'S
173 769	TPS	PUSH ADDR. ON STACK
174 770	TAP	PUT SR,WCM ADDR. +1 IN PC'S
175 771	TPS	PUSH ADDR. ON STACK
176 772	TAP	PUT WRITE ADDR. IN PC'S
177 773	TPS	PUSH ADDR. ON STACK
178 774	TAP	BRING BACK RETURN ADDR.
179 775	TPS	PUSH PC'S ON STACK
180 776	SR	RETURN
827F 827F	8D800F	
8280 81803F		
8281 0B802F		
8282 05800F		
8283 0B801F		
8284 05800F		
8285 8B800F		
8286 05800F		
8287 8B803F		
8288 05800F		
8289 87800F		

828A	D6F280	181	777	*						ENABLE5
828B	210E9F	182	778	*						C'I',K
828C	56FA80	183	779		CMAMNT					SB
828D	A10EEF	184	780							MVI
828E	56FA80	185	781							OBSTROBE
828F	A14E0F	186	782							C'N',K
8290	56FA80	187	783							OBSTROBE
8291	A14E5F	188	784							C'P',K
8292	56FA80	189	785							OBSTROBE
8293	214E4F	190	786							C'U',K
8294	56FA80	191	787							OBSTROBE
8295	D70A80	192	788							C'T',K
8296	A10E1F	193	789							OBSTROBE
8297	56FA80	194	790							SPACE
8298	A10EDF	195	791							C'A',K
8299	56FA80	196	792							OBSTROBE
829A	210EFF	197	793							C'M',K
829B	56FA80	198	794							OBSTROBE
829C	A14E5F	199	795							C'O',K
829D	56FA80	200	796							OBSTROBE
829E	A10EEF	201	797							C'U',K
829F	56FA80	202	798							OBSTROBE
82A0	214E4F	203	799							C'N',K
82A1	56FA80	204	800							OBSTROBE
82A2	D70A80	205	801							C'T',K
82A3	210EFF	206	802							OBSTROBE
82A4	56FA80	207	803							SPACE
82A5	210E6F	208	804							C'O',K
82A6	56FA80	209	805							OBSTROBE
82A7	D70A80	210	806							C'F',K
82A8	210E3F	211	807							OBSTROBE
82A9	56FA80	212	808							SPACE
82AA	210EFF	213	809							C'C',K
82AB	56FA80	214	810							OBSTROBE
82AC	A10EEF	215	811							C'O',K
82AD	56FA80	216	812							OBSTROBE
82AE	214E4F	217	813							C'N',K
82AF	56FA80	218	814							OBSTROBE
82B0	214E2F	219	815							C'T',K
82B1	56FA80	220	816							OBSTROBE
82B2	210EFF	221	817							C'R',K
82B3	56FA80	222	818							OBSTROBE
82B4	210ECF	223	819							C'O',K
		224	820							OBSTROBE
		225	821							C'L',K

82B5 56FA80	82FA	226	822	SB	OBSTROBE
82B6 D70A80	830A	227	823	SB	SPACE
82B7 A10EDF		228	824	MVI	C'M',K
82B8 56FA80	82FA	229	825	SB	OBSTROBE
82B9 210E5F		230	826	MVI	C'E',K
82BA 56FA80	82FA	231	827	SB	OBSTROBE
82BB A10EDF		232	828	MVI	C'M',K
82BC 56FA80	82FA	233	829	SB	OBSTROBE
82BD A08EEF		234	830	MVI	C',K
82BE D70A80	830A	235	831	SB	SPACE
82BF A08E8F		236	832	MVI	C'(',K
82C0 56FA80	82FA	237	833	SB	OBSTROBE
82C1 A0CE0F		238	834	MVI	C'O',K
82C2 56FA80	82FA	239	835	SB	OBSTROBE
82C3 20CEDF		240	836	MVI	C'=',K
82C4 56FA80	82FA	241	837	SB	OBSTROBE
82C5 20CE1F		242	838	MVI	C'1',K
82C6 56FA80	82FA	243	839	SB	OBSTROBE
82C7 A0CE6F		244	840	MVI	C'6',K
82C8 56FA80	82FA	245	841	SB	OBSTROBE
82C9 A10EBF		246	842	MVI	C'K',K
82CA 56FA80	82FA	247	843	SB	OBSTROBE
82CB D70A80	830A	248	844	SB	SPACE
82CC 20CE1F		249	845	MVI	C'1',K
82CD 56FA80	82FA	250	846	SB	OBSTROBE
82CE 20CEDF		251	847	MVI	C'=',K
82CF 56FA80	82FA	252	848	SB	OBSTROBE
82D0 20CE2F		253	849	MVI	C'2',K
82D1 56FA80	82FA	254	850	SB	OBSTROBE
82D2 A0CE0F		255	851	MVI	C'O',K
82D3 56FA80	82FA	256	852	SB	OBSTROBE
82D4 A10EBF		257	853	MVI	C'K',K
82D5 56FA80	82FA	258	854	SB	OBSTROBE
82D6 208E9F		259	855	MVI	C')',K
82D7 56FA80	82FA	260	856	SB	OBSTROBE
82D8 D70A80	830A	261	857	SB	SPACE
82D9 87800F		262	858	SR	.
		263	859	*	
		264	860	*	*DATA MEMORY SELECT (1,2) TEST
		265	861	*	
		266	862	TESTC	
		267	863	MVI	43,FO
82DA A1003F	8314	268	864	SB	TEST#
82DB D71480		269	865	MVI	5A,FO
82DC 2140AF		270	866	LPI	0000
82DD 190000	0000			SB	WRITDM
82DE 56E780	82E7				

PUT A "C" IN FO
 PRINT "TEST#C" ON CRT
 PUT PATTERN #1 IN FO
 SET UP DATA MEMORY ADDR. FOR WRITE (DMS1)
 GO WRITE "5A" IN LOCATIONS 0 AND 1

82DF 190000	0000	271	867	LPI	0000	RESET MEMORY ADDRESS
82E0 56EB80	82EB	272	868	SB	READDM	READ AND CHECK DATA FROM MEMORY
82E1 9D0000	8000	273	869	LPI	8000	SET UP NEW MEMORY ADDR. FOR WRITE (DMS2)
82E2 56E780	82E7	274	870	SB	WRITDM	GO WRITE A "5A" IN LOGS. 8000 AND 8001
82E3 9D0000	8000	275	871	LPI	8000	RESET MEMORY ADDRESS
82E4 56EB80	82EB	276	872	SB	READDM	READ AND CHECK DATA FROM MEMORY
82E5 D6FE80	82FE	277	873	SB	INIT	CLEAR SCREEN AND HOME CURSOR
82E6 DC6180	8061	278	874	B	TESTO	RESTART PROGRAM
		279	875	*		
		280	876	*		
82E7 802FE0		281	877	WRITDM	OR,WI	WRITE DATA MEMORY WITH FO, INCR. PC'S 1
82E8 802FE0		282	878	OR,WI	OR,WI	WRITE DATA MEMORY WITH FO
82E9 579780	8397	283	879	SB	SECI	DELAY ONE SECOND
82EA 87800F		284	880	SR	,	RETURN
		285	881	*		
		286	882	*		
82EB 2140AF		287	883	READDM	5A,FO	PUT TEST PATTERN IN FO
82EC A01F0F		288	884	ORI,R	0,,	READ DATA MEMORY
82ED DAF00A	82F0	289	885	BNR	FO,CL,ERRORC	CHECK DATA READ FOR ERROR
82EE 5AF00B	82F0	290	886	BNR	FO,CH,ERRORC	CHECK DATA READ FOR ERROR
82EF 87800F		291	887	SR	,	RETURN
		292	888	*		
		293	889	*		
82F0 D72480	82DA	294	890	ERRORC	SB	PRINT "ERROR" ON CRT
82F1 SED480		295	891	SB	ERRORC	RESTART TEST

82F2 A00E5F	1	893	ENABLE5	MVI	5, K	SET CRT ADDR.
82F3 178C00	2	894	ENABLE	CIO	OCO	ADDR. STROBE
82F4 56F580	3	895	DELAY10	SB	DELAYS	
82F5 56F680	4	896	DELAY5	SB	**1	
82F6 D6F780	5	897	DELAY5	SB	**1	
82F7 200F0F	6	898		NOP	,	
82F8 200F0F	7	899		NOP	,	
82F9 87800F	8	900		SR	,	
	9	901	*			
	10	902	*			
82FA EAF8D	11	903	OBSTROBE	BFL	8, SH,*	WAIT FOR DEVIE READY
82FB 56F580	12	904		SB	DELAYS	
82FC 978200	13	905		CIO	20	
82FD DEF580	14	906		B	DELAYS	
	15	907	*			
	16	908	*			
82FE A00BD	17	909	INIT	ORI	OB, SH, SH	INHIBIT INPUT
82FF 284DFD	18	910		ANDI	IF, SH, SH	SET NO TRAP, 4OBIT, HALT/STEP OFF
8300 D6F280	19	911		SB	ENABLE5	
8301 A00E3F	20	912		MVI	03, K	
8302 56FA80	21	913		SB	OBSTROBE	
8303 87800F	22	914		SR	,	CLEAR CRT
	23	915	*			
	24	916	*			
8304 D6F280	25	917	CRLF	SB	ENABLE5	THIS ROUTINE PRINTS CARRIAGE RETURN LINE FEED
8305 200EDF	26	918		MVI	OD, K	CR
8306 56FA80	27	919		SB	OBSTROBE	
8307 A00EAF	28	920		MVI	OA, K	LF
8308 56FA80	29	921		SB	OBSTROBE	
8309 87800F	30	922		SR	,	
	31	923	*			
	32	924	*			
830A D6F280	33	925	SPACE	SB	ENABLE5	PRINT A SPACE
830B 208E0F	34	926		MVI	20, K	
830C 56FA80	35	927		SB	OBSTROBE	
830D 87800F	36	928		SR	,	
	37	929	*			
	38	930	*			
830E D6F280	39	931	INITCRT	SB	ENABLE5	HOME CURSOR
830F 200E1F	40	932		MVI	01, K	
8310 56FA80	41	933		SB	OBSTROBE	
8311 A00E3F	42	934		MVI	03, K	
8312 56FA80	43	935		SB	OBSTROBE	CLR CRT DISPLAY
8313 87800F	44	936		SR	,	
	45	937	*			

46	938 *	TEST#	SB	ENABLE5	T
8314	939	82F2	SB	ENABLE5	
8315	940	82FA	MVI	54, K	
8316	941	82FA	SB	OBSTROBE	
8317	942	82FA	MVI	45, K	
8318	943	82FA	SB	OBSTROBE	
8319	944	82FA	MVI	53, K	
831A	945	82FA	SB	OBSTROBE	
831B	946	82FA	MVI	54, K	
831C	947	82FA	SB	OBSTROBE	
831D	948	82FA	MVI	23, K	
831E	949	82FA	SB	OBSTROBE	
831F	950	830A	SB	SPACE	
8320	951	8332	SB	PRBYTE	
8321	952	8304	NOP	,	
8322	953	8304	SB	CRLF	
8323	954	8304	SR	,	
8324	955	8304	SR	,	
8325	956 *	8304	SR	,	
8326	957	8304	SR	,	
8327	958	8304	SR	,	
8328	959	8304	SR	,	
8329	960	8304	SR	,	
832A	961	8304	SR	,	
832B	962	8304	SR	,	
832C	963	8304	SR	,	
832D	964	8304	SR	,	
832E	965	8304	SR	,	
832F	966	8304	SR	,	
8330	967	8304	SR	,	
8331	968	8304	SR	,	
8331	969	8304	SR	,	
8331	970	8304	SR	,	
8331	971 *	8304	SR	,	
8332	972	8304	SR	,	
8333	973	8304	SR	,	
8334	974	8304	SR	,	
8335	975	8304	SR	,	
8335	976 *	8304	SR	,	
8336	977	8304	SR	,	
8337	978	8304	SR	,	
8338	979	8304	SR	,	
8339	980	8304	SR	,	
833A	981	8304	SR	,	
833B	982	8304	SR	,	
833B	982	8304	SR	,	

SPACE
TEST NUMBER X IS PRINTED

WAIT APP. ONE SECOND FOR DISPLAY PURPOSES

THIS IS A ROUTINE TO PRINT FILE REG 0

THESE ROUTINES PRINT PARITY ERROR ADDR.

833C	208E0F	91		983	MVI	20,K
833D	A0040F	92		984	MVI	00,F4
833E	56FA80	93	82FA	985	SPACEOUT SB	OBSTROBE
833F	98C44F	94		986	AC,,1	F4,,F4
8340	7F3E54	95	833E	987	BNEH	5,F4,SPACEOUT
8341	200E1F	96		988	MVI	01,K
8342	56FA80	97	82FA	989	SB	OBSTROBE
8343	208EAF	98		990	MVI	C'*,K
8344	56FA80	99	82FA	991	SB	OBSTROBE
8345	56FA80	100	82FA	992	SB	OBSTROBE
8346	56FA80	101	82FA	993	SB	OBSTROBE
8347	D70A80	102	830A	994	SB	SPACE
8348	A14E3F	103		995	MVI	C'S',K
8349	56FA80	104	82FA	996	SB	OBSTROBE
834A	A14E9F	105		997	MVI	C'Y',K
834B	56FA80	106	82FA	998	SB	OBSTROBE
834C	A14E3F	107		999	MVI	C'S',K
834D	56FA80	108	82FA	1000	SB	OBSTROBE
834E	214E4F	109		1001	MVI	C'T',K
834F	56FA80	110	82FA	1002	SB	OBSTROBE
8350	210E5F	111		1003	MVI	C'E',K
8351	56FA80	112	82FA	1004	SB	OBSTROBE
8352	A10EDF	113		1005	MVI	C'M',K
8353	56FA80	114	82FA	1006	SB	OBSTROBE
8354	D70A80	115	830A	1007	SB	SPACE
8355	210E5F	116		1008	MVI	C'E',K
8356	56FA80	117	82FA	1009	SB	OBSTROBE
8357	214E2F	118		1010	MVI	C'R',K
8358	56FA80	119	82FA	1011	SB	OBSTROBE
8359	214E2F	120		1012	MVI	C'R',K
835A	56FA80	121	82FA	1013	SB	OBSTROBE
835B	210EFF	122		1014	MVI	C'O',K
835C	56FA80	123	82FA	1015	SB	OBSTROBE
835D	214E2F	124		1016	MVI	C'R',K
835E	56FA80	125	82FA	1017	SB	OBSTROBE
835F	D70A80	126	830A	1018	SB	SPACE
8360	A08E8F	127		1019	MVI	C('',K
8361	56FA80	128	82FA	1020	SB	OBSTROBE
8362	A00E03	129		1021	MV	F3,K
8363	56FA80	130	82FA	1022	SB	OBSTROBE
8364	200E02	131		1023	MV	F2,K
8365	56FA80	132	82FA	1024	SB	OBSTROBE
8366	200E01	133		1025	MV	F1,K
8367	56FA80	134	82FA	1026	SB	OBSTROBE
8368	A00E00	135		1027	MV	F0,K

8369	56FA80	82FA	136	1028	SB	OBSTROBE
836A	D70A80	830A	137	1029	SB	SPACE
836B	200009		138	1030	MV	PH,FO
836C	D77B80	837B	139	1031	SB	PRTBITE
836D	A00008		140	1032	MV	PL,FO
836E	D77B80	837B	141	1033	SB	PRTBITE
836F	208E9F		142	1034	MVI	C'),'K
8370	56FA80	82FA	143	1035	SB	OBSTROBE
8371	D70A80	830A	144	1036	SB	SPACE
8372	208EAF		145	1037	MVI	C'),'K
8373	56FA80	82FA	146	1038	SB	OBSTROBE
8374	56FA80	82FA	147	1039	SB	OBSTROBE
8375	56FA80	82FA	148	1040	SB	OBSTROBE
8376	DF0480	8304	149	1041	B	CRLF
			150	1042 *		
			151	1043 *		
8377	4B7921	8379	152	1044	BLER	F2,F1,**2
8378	AC0272		153	1045	AI	07,F2,F2
8379	200E02		154	1046	MV	F2,K
837A	DEFA80	82FA	155	1047	B	OBSTROBE
837B	A0C19F		156	1048	MVI	39,F1
837C	20C30F		157	1049	MVI	30,F3
837D	8C4203		158	1050	SHHH	FO,F3,F2
837E	D77780	8377	159	1051	SB	PRTBITI
837F	084203		160	1052	SHHL	FO,F3,F2
8380	5F7780	8377	161	1053	B	PRTBITI
			162	1054 *		
			163	1055 *		
8381	8D800F		164	1056	TSP	FAILING ADDR TO PC'S
8382	800FFF		165	1057	OR	DECREMENT ADDR BY 1
8383	0200E8		166	1058	VMX	PUT PC'S IN FILE REGS. FOR COMPARE
8384	9D03A9	83A9	167	1059	LPI	LOAD PC'S WITH BAD PARITY LOCATION ADDR.
8385	5B8A19	838A	168	1060	BNR	BRANCH IF THIS IS A REAL PARITY ERROR
8386	53AA08	83AA	169	1061	BER	EXECUTE SECOND CMPE TEST
8387	9D03AA	83AA	170	1062	LPI	LOAD PC'S WITH BAD PARITY LOCATION # 2
8388	5B8A19	838A	171	1063	BNR	BRANCH IF THIS SI A REAL PARITY ERROR
8389	538E08	838E	172	1064	BER	PARITY TEST OK SET UP TO RETURN TO PROG.
838A	0208E0		173	1065	VMX	PUT PC'S BACK FOR CMPE PRINT OUT
838B	21013F		174	1066	MVI	SET UP F1 TO PRINT OUT "PECM"
838C	D73680	8336	175	1067	SB	PRINT OUT CONTROL MEM PARITY ERROR INFO
838D	5F8D80	838D	176	1068	B	HANG HERE UNTIL RESET IS STRUCK
			177	1069 *		
			178	1070 *		
838E	0208E0		179	1071	VMX	FIFO,PHPL
838F	AC0818		180	1072	AI	1,PL,PL

THESE ROUTINES PRINT CHARS.STORED IN FO

FAILING ADDR TO PC'S
 DECREMENT ADDR BY 1
 PUT PC'S IN FILE REGS. FOR COMPARE
 LOAD PC'S WITH BAD PARITY LOCATION ADDR.
 BRANCH IF THIS IS A REAL PARITY ERROR
 EXECUTE SECOND CMPE TEST
 LOAD PC'S WITH BAD PARITY LOCATION # 2
 BRANCH IF THIS SI A REAL PARITY ERROR
 PARITY TEST OK SET UP TO RETURN TO PROG.
 PUT PC'S BACK FOR CMPE PRINT OUT
 SET UP F1 TO PRINT OUT "PECM"
 PRINT OUT CONTROL MEM PARITY ERROR INFO
 HANG HERE UNTIL RESET IS STRUCK

8390 05800F	181	1073	TPS	,					
8391 87800F	182	1074	SR	,					
	183	1075 *							
	184	1076 *							
8392 8D800F	185	1077 PE8	TSP	,					FAILING ADDR. TO PC'S
8393 800FFF	186	1078	OR	,					DECREMENT ADDR.
8394 A1014F	187	1079	MVI	---					SET UP FI TO PRINT OUT "PEDM"
8395 D73680	188	1080	SB	C'D',FI					PRINT OUT DATA MEMORY PARITY ERROR
8396 5F9680	189	1081	B	SYSPE					HANG HERE WAITING FOR RESET TO BE STRUCK
	190	1082 *		*					
	191	1083 *							
8397 20000F	192	1084 SEC1	MVI	00,FO					CLEAR COUNT
8398 A00E0F	193	1085 RESTRT	MVI	00,K					CLEAR COUNT
8399 AC0E1E	194	1086 WAIT1	AI	1,K,K					STEP COUNT BY 1
839A 7B9C9E	195	1087	BNEL	9,K,**2					
839B F79ECE	196	1088	BEQH	0C,K,**3					CHECK FOR LOOP COUNT = 200 DECIMAL
839C D7A380	197	1089	SB	DELAY50					DELAY 50 MICRO-SECONDS
839D 5F9980	198	1090	B	WAIT1					REPEAT LOOP
839E AC0010	199	1091 WAIT2	AI	1,FO,FO					STEP COUNT BY 1
839F FBA180	200	1092	BNEL	0B,FO,**2					
83A0 F7A210	201	1093	BEQH	1,FO,**2					CHECK FOR LOOP COUNT = 25 DECIMAL
83A1 DF9880	202	1094	B	RESTRT					EXECUTE WAIT1 LOOP AGAIN
83A2 87800F	203	1095	SR	,					RETURN
83A3 D6F480	204	1096 DELAY50	SB	DELAY10					
83A4 D6F480	205	1097	SB	DELAY10					
83A5 D6F480	206	1098	SB	DELAY10					
83A6 D6F480	207	1099	SB	DELAY10					
83A7 D6F480	208	1100	SB	DELAY10					
83A8 87800F	209	1101	SR	,					
	210	1102 *							
	211	1103 *							
83A9 1FCFFF	212	1104 BDPARY	LPI	OFFFF					EDIT THESE LOCATIONS TO CONTAIN BAD PARITY
83AA D7AA80	213	1105 BDPARY1	SB	*					TO FORCE CONTROL MEM PARITY ERROR FOR TESTING
83AB DE2E80	214	1106	B	END					
	215	1107 *END							


NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0 NO. OF SYMBOLS = 113 OVERFLOWS = 55

SYMBOL	VALUE	DEFN	REFERENCES
ADDLEVEL	80E8	0289	
AUXCHK	8124	0365	0321
AUXINC	81ED	0579	0448 0450 0452 0454 0456 0458 0460 0462 0464 0466 0468 0470 0472 0474 0476 0478 0480 0482 0484 0486 0488 0490 0492 0494 0496 0498 0500 0502 0504 0506 0508 0320
AUXWRT	8103	0329	
BDPARY	83A9	1104	0657 1059
BDPARY1	83AA	1105	1061 1062
CHKSTK	80A8	0205	0208 0210
CHSTKO	80BA	0226	0231 0233
CMAMNT	82BA	0779	0098
CMCONT	8250	0705	0726 0728
CMEXEC	824D	0700	0696
COMPM	8275	0752	0746
CRLF	8304	0917	0097 0099 0953 0968 1041
DECPH	8098	0186	0182
DECTST	8095	0183	0187 0189
DELAY10	82F4	0895	1096 1097 1098 1099 1100
DELAYS	82F5	0896	0895 0904 0906
DELAY50	83A3	1096	1089
ENABLE	82F3	0894	0102
ENABLE5	82F2	0893	0779 0911 0917 0925 0931 0939 0957 0972 0980
END	822E	0658	1106
ENDDIAG1	80EF	0299	0292
ERROR	8324	0957	0133 0149 0169 0190 0211 0238 0301 0439 0592 0650 0731 0890
ERROR0	806C	0133	0127
ERROR1	8079	0149	0143
ERROR2	808A	0169	0162 0163
ERROR3	809C	0190	0183 0184
ERROR4	80AE	0211	0206
ERROR5	80C6	0238	0227 0228
ERROR6	80F1	0301	0273 0274 0276 0277
ERROR7	8168	0439	0433 0434
ERROR8	81F6	0592	0584 0585
ERROR9	8229	0650	0616 0617 0618 0619 0620 0621 0641 0642 0643 0644 0645 0646
ERRORB	8264	0731	0721 0722 0744 0745 0747 0749 0750 0753 0754
ERRORC	82F0	0890	0885 0886
FLVCHK	8236	0669	0695 0697
INCCHK	81F0	0584	0514 0516 0518 0520 0522 0524 0526 0528 0530 0532 0534 0536 0538 0540 0542 0544 0546 0548 0550 0552 0554 0556 0558 0560 0562 0564 0566 0568 0570 0572 0574 0576
INCPH	8086	0165	0161

SYMBOL	VALUE	DEFN	REFERENCES
INCTST	8083	0162	0166 0168
INIT	82FE	0909	0021 0118 0873
INITB	822F	0662	0658
INITCRT	830E	0931	
INITIAL	8011	0025	0027 0028 0032 0033
INITIAL0	801C	0039	0044 0045 0052 0053
INITIAL1	802D	0059	0064 0065 0072 0073
INITIAL2	803E	0079	0087 0088 0090 0091
INPUT	8053	0103	
INSTACK	827F	0766	0679 0687
INTEST	804D	0097	0109
LOOPA	8065	0126	0131
LOOPB	8072	0142	0147
LOOPC	807F	0158	0164
LOOPD	8091	0179	0185
LOOPE	80A4	0201	0204
LOOPF	80B7	0223	0225
OBSTROBE	82FA	0903	0035 0055 0075 0093 0781 0783 0785 0787 0789 0792 0794 0796 0798 0800 0802 0805 0807 0810 0812 0814 0816 0818 0820 0822 0825 0827 0829 0833 0835 0837 0839 0841 0843 0846 0848 0850 0852 0854 0856 0913 0919 0921 0927 0933 0935 0941 0943 0945 0947 0949 0959 0961 0963 0965 0967 0974 0982 0985 0989 0991 0992 0993 0996 0998 1000 1002 1004 1006 1009 1011 1013 1015 1017 1020 1022 1024 1026 1028 1035 1038 1039 1040 1047
ONE	805D	0113	0106
ONES	80C2	0234	0232
PATCHK	8165	0433	0366 0368 0370 0372 0374 0376 0378 0380 0382 0384 0386 0388 0390 0392 0394 0396 0398 0400 0402 0404 0406 0408 0410 0412 0414 0416 0418 0420 0422 0424 0426 0428
PCCNTL	8246	0691	0677 0685
PE24	8381	1056	0002
PE8	8392	1077	0004
PRINT?	8057	0107	0104
PRBIT1	8377	1044	1051 1053
PRBITE	837B	1048	1031 1033
PRBYTE	8332	0972	0108 0951
READ1	80DC	0271	0279
READM	82EB	0883	0868 0872
READEND	80D8	0264	0261
READTEST	80E1	0276	0272
RESMAX	826C	0743	0727
RESTR	8398	1085	1094
RETURN	838E	1071	1064
RETURN1	827E	0763	0675
RETURN3	826B	0740	0683
SEC1	8397	1084	0879 0969

SYMBOL CROSS REFERENCE

SYMBOL	VALUE	DEFN	REFERENCES
SPACE	830A	0925	0790 0803 0808 0823 0831 0844 0857 0950 0994 1007 1018 1029 1036
SPACEOUT	833E	0985	0987
STACKCOM	80E3	0278	0275
START	8010	0021	0003 0005 0016
START0	8060	0118	0112 0115
START1S	80CA	0247	
START5	80B3	0219	0237
START7	80FF	0319	0308 0310 0312 0314
SYSERROR	8339	0980	
SYSPE	8336	0977	1067 1080
SYSVE	8337	0978	
TEST#	8314	0939	0123 0139 0155 0175 0196 0217 0246 0306 0445 0598 0656 0665 0863
TEST0	8061	0122	0134 0874
TEST1	806E	0138	0132 0150
TEST2	807B	0154	0148 0170
TEST3	808C	0174	0167 0191
TEST4	809E	0195	0188 0212
TEST5	80B0	0216	0209 0239
TEST6	80C8	0245	0235 0302
TEST7	80F4	0305	0300 0440
TEST8	816A	0444	0315 0593
TEST9	81F8	0597	0588 0651
TESTA	822B	0655	0647
TESTB	8231	0664	0732
TESTC	82DA	0862	0755 0891
TSTADD	8257	0714	
TSTEND	8260	0725	
WAIT1	8399	1086	1090
WAIT2	839E	1091	
WREVEN	823A	0675	
WRITE1	80D2	0258	0266 0284 0290 0298
WRITE1A	80D6	0262	0258
WRODD	8240	0683	0672
WRITM	82E7	0877	0866 0870
WRITNOP	8279	0758	0680
WRITSB1	8266	0735	0688
ZERO	805A	0110	0105



MODULE REPAIR GUIDE

NO. 4.5

EDITED BY CUSTOMER ENGINEERING DIVISION

June 22, 1978

210-6792 MODULE REPAIR

SECTION 1 INTRODUCTION

A series of test procedures has been developed in order to effectively troubleshoot and repair the 210-6792 (ALU) module.

If these test procedures are followed the 6792 module will be tested in a logical fashion which should make repair of the module quite simple.

These procedures require the use of an oscilloscope (Tektronix model 465 or equivalent), the standard 2200 VP system repair equipment (190-0718), and a set of program PROMs.

Since the 6792 module has a large amount of system control and timing logic associated with it, the first procedure is to test the ability of the module under test to statically generate the minimum required control/timing signals.

The second procedure will be to force the module to execute a Branch instruction continuously, in order to generate T1-T12 (timing signals) for test analysis.

The third procedure will be to force the module to execute a Subroutine Return which will generate the remaining timing signals (T13-T16) for test analysis.

Finally, as with all the other 2200 VP modules, the PROM program is run to exercise all other logic functions on the module.

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851. TEL. (617) 851-4111, TWX 710 343-6789, TELELEX 84-7421

SECTION 2 INSTALLATION/OPERATION

Please refer to the "Module Repair Guide No. 4A" for information needed to install and operate the equipment associated with 2200 VP system repair. The only additional equipment would be the set of test PROMs associated with the 6792 test program.

	PROM	BOARD	LOCATION
#1	378-2207	6789	L-27
#2	378-2208	6789	L-28
#3	378-2209	6789	L-29

SECTION 3 GENERAL TEST PROCEDURE INFORMATION

3.1. TEST PROCEDURES IN GENERAL

There are, as previously stated, three test procedures. All of these procedures follow the same basic format, this format being:

1. Set up the light board in some particular fashion.
2. Set up the oscilloscope.
3. Perform the scope tests referencing pictorial aids.

NOTE:

Initially, a detailed description of how to set up the light board and oscilloscope is given. After the initial setup only changes to this procedure will be given.

3.2. TEST PROCEDURE #1

Turn power off of the system and set up the light board as follows:

Set ROM switches = 5C0380

Set CM/SWITCHES = CM

Set Address switches = 8003

Set IC/PC switch = IC

Set COMPARE/NONCOMPARE = COMPARE

Set RUN/STEP = RUN

Place the module under test on an extender module. Apply power to the system. Note the IC address, it should be = to 8003.

Set RUN/STEP = STEP

- A. Check that the STEP switch asserts STOP.

Probe: L 26 pin 9 signal should be low

Set CM/SWITCHES = SWITCHES

B. Check that BRANCH asserts as a result of a branch instruction.

Probe: L 68 pin 8 signal should be low

Set CM/SWITCHES = CM

Initial scope setup:

VOLTS/DIV	2 DC	(CHANNEL 1)
VERT MODE	CH 1	
HORIZ DISPLAY	A	
TRIG MODE	NORM	
COUPLING	AC	
SOURCE	CH 1	
SLOPE	+	
TIME/DIV	.05 MICRO SEC.	(50nS)

C. Test that the MASTER CLOCK signal is generated.

Probe: Jumper near L 23 and 20 MHZ crystal.

Refer to Figure #1 for expected signal.

D. Test I/O CLK signal and associated circuitry.

Set CM/SWITCHES = SWITCHES

Set scope: TIME/DIV 1 MICRO SEC.

Probe: L 62 Pin 11

Refer to Figure #2

Set CM/SWITCHES = CM

Refer to Figure #3

Note:

Throughout these procedures references are made to signals that are being checked on IC pins. Most of these signals are outputs on this module and go to output pins on the motherboard. It is important that these signals are also checked on these pins to eliminate the possibility of having an open etch.

FIGURE 1
MASTER CLOCK




FIGURE 2
I/O CLOCK





FIGURE 3
I/O CLOCK



E. Test MARCKL and associated circuitry.

Set CM/SWITCHES = SWITCHES

Set scope: TIME/DIV .5 MICRO SEC. (500 nS)

Probe: L 40 pin 3

Refer to Figure #4

Set CM/SWITCHES = CM

Refer to Figure #5




FIGURE 4
MARCLK



FIGURE 5
MARCLK

F. Test CE and associated circuitry.

Set CM/SWITCHES = SWITCHES

Probe: L 39 pin 6

Refer to Figure #6

Set CM/SWITCHES = CM

Refer to Figure #7

FIGURE 6

CE





FIGURE 7

CE



G. Test REF and associated circuitry.

Set CM/SWITCHES = SWITCHES

Set scope: TIME/DIV .2 Micro Sec. (200nS)

SLOPE

Probe L 37 pin 6

Refer to Figure #8

Set CM/SWITCHES = CM

Refer to Figure #10

Set scope: TIME/DIV 5 MICRO SEC.

Refer to Figure #11

Set CM/SWITCHES = SWITCHES

Refer to Figure #9




FIGURE 8 REF

FIGURE 9 REF




FIGURE 10 REF





FIGURE 11 REF



3.3. TEST PROCEDURE #2

A power on reset (POR) forced the micro-program to PROM location 8003. In the previous procedure, a match stop occurred halting the program at this location. The instruction at location 8003 will be executed when the STEP switch is pushed. This small program causes the CPU to branch waiting for a key to be struck on the keyboard. Without striking a key on the keyboard, perform the following test procedure:

Change light board:

CM/SWITCHES = CM

COMPARE/NONCOMPARE = NONCOMPARE

STEP switch -- push once

Change initial scope setup as follows:

VERT MODE	ALT
TIME/DIV	.1 MICRO SEC. (100nS)

A. Compare T1 to T2, T3 to T4 etc. until finally comparing T11 to T12.

Probe: CH 1 L 63 pin 3

Probe: CH 2 L 64 pin 3

Refer to Figure #12

NOTE:

There is a 100 nS difference between occurrence of the low going pulses.

Probe: CH 1 L 63 pin 6

Probe: CH 2 L 64 pin 6

Refer to Figure #12

Continue comparing timing pulses in this fashion until finally comparing T11 to T12. (Refer to schematic for chip and pin locations of remaining timing signals).

B. Compare T1 to T12 (full cycle)

Set scope: TIME/DIV .2 MICRO SEC.

Probe: CH 1 L 63 pin 3

Probe: CH 2 L 66 pin 3

Refer to Figure #13

CH 1 T1-T11

CH 2 T2-T12




FIGURE 12 T1 COMPARED TO T2

CH 1 T1

CH 2 T12




FIGURE 13 T1 COMPARED TO T12

This procedure checks the occurrence of T12 in relation to T1 for a full cycle (start of T1 to start of next T1).

3.4. TEST PROCEDURE #3

In order to generate timing pulses T13-T16, a Subroutine Branch instruction is set up on the light board and forced to execute continuously. The ALUCLK signal is also checked in this procedure.

Set up light board as follows:

Set ROM switches = 87800F

Set CM/SWITCHES = CM

Set ADDRESS switches = 8006

Set IC/PC = IC

Set COMPARE/NONCOMPARE = COMPARE

Set RUN/STEP = RUN

Turn system power off then back on again to force Power On Reset. The program should halt at IC address 8006. At this point continue as follows:

Set CM/SWITCHES = SWITCHES

Set COMPARE/NONCOMPARE = NONCOMPARE

Step -- push once

The system should now be executing a continuous Subroutine Branch instruction.

A. Test timing pulses T13-T16

Set scope: TIME/DIV .05 MICRO SEC.

Probe: CH 1 L 65 pin 8

Probe: CH 2 L 66 pin 8

Refer to Figure #14

Note the 50 nS time difference between T13 and T14.

Set scope TIME/DIV .2 MICRO SEC.

Note full cycle = 800 nS.

Set scope: TIME/DIV .05 MICRO SEC.

Probe: CH 1 L 65 pin 11

Probe: CH 2 L 66 pin 11

Refer to Figure #14

Set scope: TIME/DIV .2 MICRO SEC.


Refer to Figure #15

T13 COMPARED TO T14

T15 COMPARED TO T16

CH 1

CH 2



T13 T15

T14 T16

FIGURE 14

FULL CYCLE




FIGURE 15

B. Test ALUCLK signal

Probe: CH 1 L 26 Pin 6 (CH 1 only)

Refer to Figure #16

Start program execution:

Set COMPARE/NONCOMPARE = COMPARE

Set CM/SWITCHES = CM

Set RUN/STEP = RUN

Step -- push once

Program should now be running.

NOTE:

If a PECCM results, push RESET to begin program execution.

ALUCLK



FIGURE 16

SECTION 4 TEST INFORMATION

4.1. POWER ON

As power is applied to the system a micro-trap to PROM address 8003 occurs which begins test operations. The program starts by disabling Data Memory Parity errors and enabling input from the keyboard. The program then waits at address 8006 for a key to be struck before continuing.

4.2. START

This begins a series of preliminary tests which exercise micro-instructions in a very basic fashion. This particular section is broken up into two parts, START and START 1. The START section tests Masked Branch instructions. It is important to note that if the MVI (Move Immediate) instruction does not function properly, erroneous results may occur from these preliminary branch tests.

4.3. START 1

This section of the program tests the Register Branch instructions. At the beginning of the program File Registers 0, 1, and 2 were initialized to a specific value for test purposes. The typical test procedure utilizes these registers in different combinations and with various Branch instructions to test the ability of the module to execute successful branch operations. If a failure is detected the program should branch back to the beginning of the section and restart (loop on error). If no errors are detected the CRT is cleared and a "0" is displayed on the screen.

4.4. INITIAL 1 -- INITIAL 9

These preliminary tests are very similar. Each test begins by setting up File Registers with some particular data pattern then executing a specific instruction several times to produce various results. After each instruction is executed a test is performed to check if the results are correct. If an error occurs the program loops on error, if no error occurs a number will be displayed on the CRT and the program continues on to the next test. At the completion of these initial tests the CRT should be display:

0123456789

4.5. TEST 0 -- TEST 8

These are a series of tests that exercise individual instructions. Previously the preliminary tests performed a very basic check of the ability to execute various instructions. These tests are designed to provide a more in-depth check of the instructions. At the beginning of each test the program displays "TEST #X" where X is the number of the test currently be executed. If an error is detected within any of these tests, "ERROR" is displayed on the CRT and the program restarts at the beginning of the test that fails. The program will loop in this fashion until the error goes away.

4.6. TEST 9

This test exercises various Carry Bit functions. Several different types of instructions are utilized to produce various Carry Bit conditions.

4.7. TEST A

This test exercises the PH and PL Registers ability to multiplex onto the B Bus. Various instructions are performed to force different multiplex conditions.

4.8. TEST B

This test exercises the Data Memory Input Register and Parity circuitry. Data memory locations 0000-00FF are written with their address, read back, and checked to see if they did in fact get written properly. Any single bit failure will cause a parity error (PEDM). At the beginning of this test the parity error circuitry was conditioned to allow parity errors. If a parity error occurs the program will display the failing address on the CRT. If more than one bit fails, and it does not cause a parity error, the program will display "ERROR" and restart at the beginning of the test.

4.9. TEST C

This test exercises the two ALU chips by executing groups of instructions that produce various bit pattern combinations.

4.10. TEST D

This test writes 16K of Control Memory, reads all previously written locations, and verifies that these locations did in fact get written properly. The address of the location is written into the location.

Location 0000 = 0000

Location 03AF = 03AF

At the completion of TEST D the CRT should display:

TEST#0
TEST#1
TEST#2
TEST#3
TEST#4
TEST#5
TEST#6
TEST#7
TEST#8
TEST#9
TEST#A
TEST#B
TEST#C
TEST#D

The program will restart at TEST 0 after TEST D has been completed.

4.11. RESET

If for any reason the program gets hung up or a parity error occurs the RESET key may be struck which will restart the program at the beginning of the preliminary tests (START).

SECTION 5 ALU 210-6792 THEORY OF OPERATION

This section provides detailed information concerning the operation of individual circuits within the 210-6792 module.

5.1. Simplified Block Diagram

5.1.1. FUNCTION DECODER

The Function Decoder (L9) specifies the function the ALU is to perform by providing the ALU with a 'word' decoded from instruction bits R14-16, 17-22.

5.1.2. 'C' BUS SOURCE SELECTOR

The 'C' Bus Source Selector (L47, L48, L60, 161) selects the output of one of the ALU sections for output onto the 'C' bus.

5.1.3. BRANCH DECODER

The Branch Decoder (L27, 128, L29, L41, L42, L43, L44, L54, L55, L56, L57, L67, L68, L69, L70) decodes all mask branch and conditional branch functions for the system.

5.1.4. 'B' BUS SOURCE SELECTOR

The 'B' Bus Source Selector (L4, L5, 16) selects either the PL or PH register for output onto the 'B'Bus.

5.1.5. SYSTEM TIMING


The System Timing utilizes a number of gates, latches, clocks, shift registers and counters to provide all of the basic system clock pulses. All clock signals are derived from a 20 MHz crystal oscillator.

5.1.6. DATA MEMORY INPUT REGISTER

The Data Memory Input Register (L71, L72, L73, L74) latches the output of the 'C'Bus Source Selector. A hardware generated parity bit is determined from the 8 bits of data from the 'C' Bus selector and latched into this register.

5.1.7. ALU

The system ALU is divided into three sections. Binary (L19, 120, L21, L22), Decimal (L34, L35) and Multiply (L7, L45, L46, L58, L59). The binary section performs the arithmetic and logical functions except as follows. The decimal section is used for DAC and DACI when the resultant sum of the low or high order 4 bits from the binary section is greater than 10, and for DSC and DSCI when the resultant difference from the binary section is less than zero (negative). The decimal section converts the output of the binary ALU to BCD. The multiply section is used for M, MI and SHFT instructions and is utilized to establish some system pointers and for control of subscripted variables. The ALU is not utilized for branch instructions or the following mini instructions: LPI; CIO; SR, WCM; SR, RCM.



6792 BLOCK DIAGRAM

5.2. Detailed Theory of Operation

5.2.1. FUNCTION DECODER

The Function Decoder utilizes a 74S188 PROM to decode instruction bits R14-16, 18-20 into ALU functions or words (see figure 4-20). Words 0-15 are self explanatory. Words 16-19 (TRANSFER) enable the binary ALU to pass the 'B' bus data on to the 'C' bus. Words 24-27 (SHIFT) enable the multiply ALU to pass the high or low 4 bits of the A and B register to the 'C' Bus Source Selector.

The C Bus Source Selector utilizes four-74LS257 quad 2 to 1 multiplexers for selecting the binary, decimal or multiply ALU sections for output to the Data Memory Input Register or 'C' bus latch. L47 and L48 are enabled for binary and decimal functions except the multiply and shift instructions. For these, L60 and L61 are enabled. Source selector inputs are selected as follows: 'A' inputs of L47 and L48 are selected for all binary and decimal operations as explained above except for DAC, DACI, DSC and DSCI when the sum is greater than 10 or the difference is less than zero (negative) at which time the B input are selected. The 'A' inputs of L60 and L61 are selected for multiply operations by DOP being low (and ALU-OP being high). The B inputs (SHO-7) are selected for shift operations (DOP and AL11-OP high).

5.2.2. BRANCH DECODER

The Branch Decoder has two sections. One section for decoding the mask branch instructions and the other for decoding the register branch instructions. Instruction bits R19-22 are decoded by a BCD to Decimal decoder (L67) which decodes the desired branch condition to be tested.

The mask branch section test the condition of the high or low 4 bits of the selected register against the mask field. Instruction bit R18 is used to determine if the high or low 4 bits of the register are to be used. R18 low selects the low 4 bits at pin 1 of L29. If BEQ is decoded, the 4 mask bits are compared with the 4 register bits by L27. If they are equal, pin 6 goes high and with L54 pin 13 already high, BEQ goes low initiating a branch to the specified address. If BNE is decoded, L27 is still used for the compare, and if not equal pin 6 will be low but inverted at L30 pin 2 and with L54 pin 1 high a branch to the specified address occurs. For the BT instruction, the register bits are logically AND'ed with the masked bits by L28. If the result from L28 is equal to the mask field when compared by L42, a branch to the specified address occurs. The BF instruction is similar to BT except that the AND'ed results of the 4 register bits and the mask bits are OR'ed and if none of the register bits coincide with the mask (AND'ed result equals 0000) then BF is enabled and a branch occurs. Any one of BF, BT, BEQ, BNE going active causes L68 pin 8 (BRANCH) to go high.

WORD SELECT TRUTH TABLE

6792 P.C. BOARD

User Def.	Ins. Performed	WORD #	WORD ADR.	Inputs					Outputs								Cn	
				A	B	C	T	E	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8		
OR	OR	0	00	L	L	L	L	L	L	H	H	H	H	L	L	L	H	H
XOR	XOR	1	01	H	L	L	L	L	L	L	H	H	L	L	L	L	H	H
AND	AND	2	02	L	H	L	L	L	L	H	H	L	H	L	L	L	H	H
SC	SC	3	03	H	H	L	L	L	L	L	H	H	L	L	L	H	L	$\overline{SH0}$
DAC	DAC	4	04	L	L	H	L	L	L	H	L	L	H	L	H	H	L	$\overline{SH0}$
DSC	DSC	5	05	H	L	H	L	L	L	L	H	H	L	L	H	H	L	$\overline{SH0}$
AC	AC	6	06	L	H	H	L	L	L	H	L	L	H	L	L	H	L	$\overline{SH0}$
M	M	7	07	H	H	H	L	L	L	L	L	L	H	L	L	L	H	H
ORI	ORI	8	08	L	L	L	H	L	L	L	H	H	H	L	L	L	H	H
XORI	XORI	9	09	H	L	L	H	L	L	L	H	H	L	L	L	L	H	H
ANDI	ANDI	10	0A	L	H	L	H	L	L	H	H	L	H	L	L	L	H	H
AI	AI	11	0B	H	H	L	H	L	L	H	L	L	H	L	L	L	H	H
DACI	DACI	12	0C	L	L	H	H	L	L	H	L	L	H	L	H	H	L	$\overline{SH0}$
DSCI	DSCI	13	0D	H	L	H	H	L	L	L	H	H	L	L	H	H	L	$\overline{SH0}$
ACI	ACI	14	0E	L	H	H	H	L	L	H	L	L	H	L	L	H	L	$\overline{SH0}$
MI	MI	15	0F	H	H	H	H	L	L	L	L	L	H	L	L	L	H	H
*TRANSFER	TPA, XPA	16	10	L	L	L	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER	TPS, SR	17	11	H	L	L	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER	TAP	18	12	L	H	L	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER	TSP	19	13	H	H	L	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER		20	14	L	L	H	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER	ALU not used	21	15	H	L	H	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER		22	16	L	H	H	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER		23	17	H	H	H	L	H	L	H	L	H	L	L	L	L	H	H
TRANSFER		24	18	L	L	L	H	H	L	L	L	L	H	H	L	L	H	H
**SHIFT	SHFT (HbHa=00)	24	18	L	L	L	H	H	L	L	L	L	H	H	L	L	H	H
SHIFT	SHFT (HbHa=01)	25	19	H	L	L	H	H	L	L	L	L	H	H	L	L	H	H
SHIFT	SHFT (HbHa=10)	26	1A	L	H	L	H	H	L	L	L	L	H	H	L	L	H	H
SHIFT	SHFT (HbHa=11)	27	1B	H	H	L	H	H	L	L	L	L	H	H	L	L	H	H
SHIFT	never addressed	28	1C	L	L	H	H	H	L	L	L	L	H	H	L	L	H	H
SHIFT		29	1D	H	L	H	H	H	L	L	L	L	H	H	L	L	H	H
SHIFT		30	1E	L	H	H	H	H	L	L	L	L	H	H	L	L	H	H
SHIFT		31	1F	H	H	H	H	H	L	L	L	L	H	H	L	L	H	H

R_{18}
 R_{19}
 R_{20}
 $R_{21} + SHFT DCD$
 $R_{21} \cdot R_{16} + SHFT DCD$
 S_0
 S_1
 S_2
 S_3
 $ALOP$
 DOP
 CEN
 $MODE$

$$SHFT DCD = R_{14} \cdot \overline{R_{15}} \cdot \overline{R_{16}} \cdot \overline{R_{20}} \cdot \overline{R_{21}} \cdot \overline{R_{22}}$$

* TRANSFER = 'B' bus to 'C' bus


**SHIFT = High or low 4 bits of A and B registers to C bus

The register branch section tests the conditions between two 8 bit registers, or two 16 bit registers (8 bit register pairs) on an extended operation. Extended operations can be performed only for BLR and BLER instructions. For all of the register branch instructions, a comparison of the registers is performed by L43 and L44. The status of the register comparison is at L44 pins 6 and 7. If the 'A' and 'B' bus registers are equal, pin 6 will be high. If the 'A' bus register is less than the 'B' bus register, pin 7 will be high. If the 'A' bus register is greater than the 'B' bus register, pin 6 and 7 are low. L55 pin 6 will go low when BNR is decoded and register A \neq register B. L55 pin 8 will go low when BER is decoded and register A = register B. L40 pin 8 will go low when BLR is decoded and register A < register B. L56 pin 8 will go low when BLER is decoded and register A < = register B. For the BLRX (register pair) instruction, BLR will be high at L40 pin 9. If register A < register B, L40 pin 8 will go low causing BRANCH to go high. At T4, L70 pins 3 and 11 are clocked causing L57 pin 11 to go high. At T6 when the register addresses are incremented, the registers are immediately tested by L43 and L44. If register A is again < register B, L40 pin 8 remains low. If register A = register B, L57 pin 10 goes high causing pin 8 to go low which also generates BRANCH. If register A > register B, L57 pin 10 remains low and L40 pin 10 goes low to turn BRANCH off. At T8 BRANCH is used in the instruction counter to load the branch address. For the BLERX (register pair) instruction, BLER will be high at L56 pins 5, 9 and 13. If register A < register B, L56 pins 1 and 10 will go high. As L56 pin 1 goes high, pin 12 goes low to enable BRANCH. At T4, L70 pin 11 is clocked which makes L57 pin 3 go high to make pin 6 go low, also enabling BRANCH. At T6 the next two registers are compared. If register A < register B, L56 pin 12 remains high to keep BRANCH enabled. If register A > register B on the second test, L56 pin 1, pin 4 and pin 10 go low to turn BRANCH off before it can be used by the instruction counter.

5.2.3. SYSTEM TIMING

The system timing originates from a 20 MHz crystal controlled oscillator. There are two speeds for system timing which are developed by L14B. The system operates at the fast speed (20 MHz) whenever ROMS is inactive. This is because pins 1 and 4 of L14B are driven at opposite polarities by the 20 MHz crystal output. This causes L39 pin 11 to be clocked at 20 MHz. The system operates at the slow speed (10 MHz) whenever ROMS is active. This causes pins 1 and 4 of L14B to go high and pin 3 to be clocked at 20 MHz. The output at pin 5 now clocks L39 pin 11 at 10 MHz instead of 20 MHz. The outputs of L39 at pins 8 and 9 are at half the frequency of the input clock. The clock signals at L38 pins 2, 4, 6 and 8 are used for clocking the various counters, latches and gates which develop the system clock and timing signals (refer to the 6792 timing diagram). Note that the time and frequency given for the signals is when the system is operating at the fast speed. Signal relationships remain the same but the time is doubled when the system operates at the slow speed.

Normal Operation ———
 Extended Operation - - - - -



6792 P.C. Board TIMING

5.2.4. DATA MEMORY INPUT REGISTER

The Data Memory Input Register has two functions. L72 and L73 latch the data from the 'C' bus selector at T5 for input to Data Memory. At the same time L74 monitors the output of the 'C' bus selector to generate a parity bit. Odd parity is generated from L71 pin 6 at T5. That is, DIP will be clocked low if there is an odd number of high's at the inputs of L74 and clocked high if there is an even number of high's at the inputs of L74. During an LPI instruction, L71 pin 9 is clocked low at T3 which clears the output of the registers to zero, and sets DIP on. If a write is specified in an LPI instruction, the data written will always be zero and will be written at the initial address contained in the PC's.

5.2.5 ALU

The ALU performs arithmetic or logic functions as specified by the decoded 'word' from the function decoder. The 8 bit data inputs from the A and B bus are operated on by the ALU and the resultant 8 bits are output to the 'C' bus selector. L19 and L20 are used for all binary functions and most decimal functions except M, MI and SHIFT instructions (see Fig 4-20). L34 and L35 are used for decimal functions when the resultant sum is greater than 10 or when the resultant difference is less than zero (negative). Its function is to convert the binary result from L19 and L20 to BCD. While the binary and/or decimal ALU sections are being used, the multiply ALU section output is inhibited. When the multiply section is being utilized the binary and decimal outputs are inhibited. The SHFT instruction combines the high or low 4 bits of the 'A' and 'B' Bus for output onto the 'C' bus. The multiply ALU performs binary with multiplication on the high or low 4 bits of the 'A' and 'B' Bus for output onto the 'C' Bus.

During MASK BRANCH, REGISTER BRANCH and BRANCH instructions as well as SR, RCM, SR, WCM, CIO and LPI MINI instructions the ALU outputs are ignored.

Function	S ₃ -S ₀	m	A (A ₃ -A ₀)	B (B ₃ -B ₀)	C _n (C _{in} /B _{in})	F (F ₃ -F ₀)	C _{n+4} (C out/B out)
add (binary only)	HLHL	L	Augend	Addend	Low = Carry in	A Plus B Plus 1	F > F ₁₆ C _{n+4} = Low (carry out)
					Hi = No Carry in	A Plus B	F < F ₁₆ C _{n+4} = High (no carry out)
Subtract	LHHL	L	Minuend	Subtrahend	Low = No borrow in	A Minus B	A > B C _{n+4} = Low (no borrow out) A < B C _{n+4} = High (borrow out)
					Hi = borrow in	A Minus B Minus 1	A > B C _{n+4} = Low (no borrow out) A < B C _{n+4} = High (borrow out)
or	HHHL	H	A	B	X	A+B (A or B)	X
xor	LHHL	H	A	B	X	A + B	X
and	HLHL	H	A	B	X	AB (A and B)	X

SECTION 6 REPAIR AIDS

6.1. TROUBLESHOOTING EXAMPLE

To familiarize the repair technician with the operation of the 2200VP tester, a fault will be introduced onto a board, then a step by step procedure for finding the fault described.

Perform the following steps to set up system initially:

1. Install the program PROMS on the 210-6789 module.
2. Remove the 6792 module from the test system.
3. Insert a module extender in the 6792 slot and plug the test module into the extender board.

Perform the following steps to set up the light board:

1. Set CM/SWITCHES = CM
2. Set RUN/STEP = RUN
3. Set IC/PC = IC
4. Set COMPARE/NONCOMPARE = NONCOMPARE

To begin this example it will be necessary to cut pin #1 of I.C. L-25 (74S08) on a previously known good module.

Turn power on to the system. The screen on the CRT should contain "garbage". The IC address should be 8006. The program will be in a loop waiting for a key to be struck on the keyboard.

Strike a key on the keyboard. Normally the first visual response from the program is to clear the CRT and begin printing out test information. In this example the module fails before any CRT activity occurs.

By looking at the IC address lights it can be noted that the program is in a tight loop because the LED's seem to constantly contain the same pattern. By referring to the TEST INFORMATION section of this MODULE REPAIR GUIDE, it becomes apparent that the failure must be occurring within the START or START 1 sections of the program because no "0" is displayed on the CRT.

Set the RUN/STEP switch = STEP and observe the IC address. Push the STEP switch and note the change in the IC address LED's. Continue to push the switch and note the address changes. The program is running in a loop starting at PROM address 8010 and continuing to 8018.

Refer to the listing of the 6792 microprogram found in the back of the "MODULE REPAIR GUIDE". Page 1 contains the program code applicable to this example. The left hand column contains the IC address. Locate IC address 8018. This is the beginning of the Masked Branch Instructions section. The name of the this particular test is START.

Step the program through the loop again by pushing the STEP switch. This allows the execution of one instruction each time the switch is pushed. By writing down the IC addresses the following sequence should result:

8010
8011
8012
8013
8015
8017
8018

Referring to the program listing, read the instruction mnemonics and comments for each of the IC addresses to become familiar with the test.

File Registers 0 and 1 are cleared (= to 00). File Register 2 is set = to FF (all 1's). A series of branch operations are performed testing the various Branch instructions.

In this example, the last IC address before the program restarts is 8018. The instruction at this location caused a branch to START which restarts the test (loop on error). The comment field for this instruction states that an error occurred. The actual error occurred during execution of the instruction at address 8017. This instruction (BFL) Branch if false (low four bits of register) should have caused the program to branch to location 8019 instead of allowing the branch to START to occur.

The instruction compares it's immediate data field (00 in this case) to File Register 2 which should = all 1's (FF). If the low four register bits specified by corresponding one bits in the immediate data field (M field) are all 0, a branch to the address specified by the instruction occurs. In this example, the instruction should have forced a branch to location 8019. Since this did not occur it can be assumed that the BFL instruction failed.

Set RUN/STEP = RUN
Push STEP switch

The program should be running in a continuous loop again. Refer to the 210-6792 schematic diagram. At coordinates G-3 there is a nand gate L-54. The output of L-54 (pin 6) is labeled BF. With the program looping scope L-54 pin 6. In this example pin 6 stays high (+4v). If the module were functioning properly pin 6 would go low (0v) in this loop.

At the beginning of the program loop the File Registers are initialized to their test values. It is possible to force execution of the BFL instruction using the light board. Doing this makes troubleshooting much easier because only the failing instruction is being executed rather than several instructions when the program is looping on error.

The actual microcode for the BFL instruction that fails can be extracted from the program listing at IC address 8018 (681902). To force single instruction execution set up the light board as follows:

Set RUN/STEP = STEP

Set R switches = 681902

Set CM/SWITCHES = SWITCHES

Set RUN/STEP = RUN

Push STEP switch

The BFL instruction should be running continuously.

Probe L-54 pin 6

BF stays high (branch never will occur)

Probe L-54 input pins 4 and 5.

Pin 4 is low

Pin 5 is high

Pin 4 being low is the problem.

Trace pin 4 of L54 back to L16 (74S260) pin 5
This pin should be high, but is actually low.

Check input pins on l16

Pin 1 is low

Pin 2 is low

Pin 3 is high

Pin 13 is low

pin 3 being high is the problem

Trace pin 3 of L-16 to pin 3 of L-28

L-28 pin 3 should be low at this time but is actually high.
Check input pins 1 and 2.

Pin 1 is floating high (app. 2v) (this pin was cut)

Pin 2 is high

Obviously pin 1 is the problem.

This pin being cut simulates a bad input to L-28 pin 1. Logically this gate sees R5 being high all the time. The logic uses R bits 4, 5, 6, and 7 of the instruction as the Mask field for the comparison. So when the compare of File Register 2 (= F) and the mask field occurs, instead of seeing the mask field = 0, the logic sees a mask field of 2. A BFL instruction comparing F to 2 will not meet the conditions necessary for a branch to occur.

Address	Label	Instruction	ORG	Comments
8000	8000	5FAC80	1	CONTROL MEMORY PARITY ERROR
83AC	83AC	DC1080	2	RESET
8010	8010	DFB580	3	DATA MEMORY PARITY ERROR
83B5	83B5	220D0F	4	ALLOW INPUTS, DISABLE DMPE TRAPS
	8004	200E1F	5	SET UP KEYBOARD AS INPUT CHANNEL
	8005	D71E80	6	ENABLE INPUT CHANNEL
831E	8006	68062D	7	WAIT FOR KEYSTROKE
8006	8007	DC1080	8	BEGIN TESTING
8008	8008	DC0880	9	
8009	8009	5C0980	10	
800A	800A	5C0A80	11	
800B	800B	DC0B80	12	
800C	800C	5C0C80	13	
800D	800D	DC0D80	14	
8010	800E	DC1080	15	
800F	800F	800000	16	
	8010	20000F	17	
	8011	A00100	18	
	8012	A3C2FF	19	
	8013	E015F2	20	
	8014	DC1080	21	
	8015	E417F2	22	
	8016	DC1080	23	
	8017	681902	24	
	8018	DC1080	25	
	8019	6C1B02	26	
	801A	DC1080	27	
	801B	701D00	28	
	801C	DC1080	29	
	801D	741F00	30	
	801E	DC1080	31	
	801F	F821F0	32	
	8020	DC1080	33	
	8021	FC23F0	34	
	8022	DC1080	35	
	8023	402502	36	
	8024	DC2380	37	
	8025	482701	38	
			39	
			40	
			41	
			42	
			43	
			44	
			45	
			46	
			47	
			48	
			49	
			50	
			51	
			52	
			53	
			54	
			55	
			56	
			57	
			58	
			59	
			60	
			61	
			62	
			63	
			64	
			65	
			66	
			67	
			68	
			69	
			70	
			71	
			72	
			73	
			74	
			75	
			76	
			77	
			78	
			79	
			80	
			81	
			82	
			83	
			84	
			85	
			86	
			87	
			88	
			89	
			90	
			91	
			92	
			93	
			94	
			95	
			96	
			97	
			98	
			99	
			100	

8026	DC2380	8023	46	B	START1	ERROR OCCURRED
8027	D02901	8029	47	BER	F0,F1,*+2	SHOULD BRANCH
8028	DC2380	8023	48	B	START1	ERROR OCCURRED
8029	D82B02	802B	49	BNR	F0,F2,*+2	SHOULD BRANCH
802A	DC2380	8023	50	B	START1	ERROR OCCURRED
802B	402320	8023	51	BLR	F2,F0,START1	SHOULD NOT BRANCH
802C	5C2D80	802D	52	B	**+1	
802D	C82320	8023	53	BLER	F2,F0,START1	SHOULD NOT BRANCH
802E	DC2F80	802F	54	B	**+1	
802F	D02320	8023	55	BER	F2,F0,START1	SHOULD NOT BRANCH
8030	DC3180	8031	56	B	**+1	
8031	582301	8023	57	BNR	F0,F1,START1	SHOULD NOT BRANCH
8032	5C3380	8033	58	B	**+1	
8033	483502	8035	59	BLER	F0,F2,*+2	SHOULD BRANCH
8034	DC2380	8023	60	B	START1	
8035	A00302		61	MV	F2,F3	F3 = FF
3 8036	C43802	8038	62	BLRX	F0,F2,*+2	SHOULD BRANCH
8037	DC2380	8023	63	B	START1	
3 8038	4C3A00	803A	64	BLERX	F0,F0,*+2	SHOULD BRANCH
8039	DC2380	8023	65	B	START1	
3 803A	442322	8023	66	BLRX	F2,F2,START1	SHOULD NOT BRANCH
803B	5C3C80	803C	67	B	**+1	
3 803C	4C2320	8023	68	BLERX	F2,F0,START1	SHOULD NOT BRANCH
803D	DC3E80	803E	69	B	**+1	
803E	572980	8329	70	SB	INIT	CLEAR SCREEN DISABLE INPUTS
803F	A0CE0F		71	MVI	30,K	PUT A "0" IN K REG
8040	572580	8325	72	SB	OBSTROBE	PRINT A "0" ON CRT
			73			
			74			
			75			
			76			
			77			
			78			
			79			
			80			
			81			
			82			
			83			
			84			
			85			
			86			
			87			
			88			
			89			
			90			

8050	23C0FF	91	*	INITIAL2	MVI	OFF,F0	PUT ALL 1'S IN F0
8051	040000	92	*	XOR	XOR	F0,F0,F0	F0 SHOULD NOW = 00
8052	A00E00	93	*	MV	MV	F0,K	PUT F0 IN K FOR DISPLAY
8053	F85000	94		BNEL	BNEL	0,F0,INITIAL2	BRANCH IF F0 NOT = 00
8054	7C5000	95		BNEH	BNEH	0,F0,INITIAL2	
8055	040000	96		XOR	XOR	F0,F0,F0	F0 SHOULD STILL = 00
8056	A00E00	97		MV	MV	F0,K	PUT F0 IN K FOR DISPLAY
8057	F85000	98		BNEL	BNEL	0,F0,INITIAL2	BRANCH IF F0 NOT = 00
8058	7C5000	99		BNEH	BNEH	0,F0,INITIAL2	
8059	20CE2F	100		MVI	MVI	32,K	PUT A "2" IN K
805A	572580	101		SB	SB	OBSTROBE	PRINT A "2" ON CRT
		102	*				
		103					
		104					
		105					
		106					
		107					
		108					
		109					
		110					
		111					
		112					
		113					
		114					
		115					
		116					
		117					
		118					
		119					
		120					
		121					
		122					
		123					
		124					
		125					
		126					
		127					
		128					
		129					
		130					
		131					
		132					
		133					
		134					
		135					
805B	23C0FF	108		INITIAL3	MVI	OFF,F0	PUT ALL 1'S IN F0
805C	A00100	109		MV	MV	F0,F1	PUT ALL 1'S IN F1
805D	A0020F	110		MVI	MVI	00,F2	PUT 0'S IN F2
805E	080201	111		AND	AND	F0,F1,F2	F2 SHOULD NOW = FF
805F	200E02	112		MV	MV	F2,K	PUT F2 IN K FOR DISPLAY
8060	F85BF2	113		BNEL	BNEL	0F,F2,INITIAL3	BRANCH IF F2 NOT = FF
8061	7C5BF2	114		BNEH	BNEH	0F,F2,INITIAL3	
8062	20000F	115		MVI	MVI	00,F0	PUT 0'S IN F0
8063	080201	116		AND	AND	F0,F1,F2	F2 SHOULD BE = 00
8064	200E02	117		MV	MV	F2,K	PUT F2 IN K FOR DISPLAY
8065	F85B02	118		BNEL	BNEL	0,F2,INITIAL3	BRANCH IF F2 NOT = 00
8066	7C5B02	119		BNEH	BNEH	0,F2,INITIAL3	
8067	A0CE3F	120		MVI	MVI	33,K	PUT A "3" IN K
8068	572580	121		SB	SB	OBSTROBE	PRINT A "3" ON CRT
		122					
		123					
		124					
		125					
		126					
		127					
		128					
		129					
		130					
		131					
		132					
		133					
		134					
		135					
8069	23C0FF	125	*	INITIAL4	MVI	OFF,F0	PUT ALL 1'S IN F0
806A	A00100	126	*	MV	MV	F0,F1	PUT ALL 1'S IN F1
806B	A3C2FF	127		MVI	MVI	OFF,F2	PUT 1'S IN F2
806C	8CC201	128		SC,,1	SC,,1	F0,F1,F2	SUBTRACT 1'S FROM 1'S, F2 = 00
806D	200E02	129		MV	MV	F2,K	PUT F2 IN K FOR DISPLAY
806E	786902	130		BNEL	BNEL	0,F2,INITIAL4	BRANCH IF F2 NOT = TO 00
806F	FC6902	131		BNEH	BNEH	0,F2,INITIAL4	
8070	A0010F	132		MVI	MVI	00,F1	PUT 0'S IN F1
8071	8CC102	133		SC,,1	SC,,1	F0,F2,F1	SUB. 0'S FROM 1'S, F1 = 1'S
8072	200E01	134		MV	MV	F1,K	PUT F1 IN K FOR DISPLAY
8073	7869F1	135		BNEL	BNEL	0F,F1,INITIAL4	F1 SHOULD = FF BRANCH IF NOT =

8074	FC69F1	136	BNEH	OF, F1, INITIAL4					
8075	20CE4F	137	MVI	34, K					PUT A "4" IN K
8076	572580	138	SB	OBSTROBE					PRINT A "4" ON CRT
		139	*						
		140		*BINARY ADD WITH CARRY INSTRUCTION					
		141	*						
8077	A0001F	142	INITIAL5	MVI	01, F0				PUT A 1 IN F0
8078	A3C1FF	143	MVI	OFF, F1					PUT ALL 1'S IN F1
8079	200201	144	MV	F1, F2					PUT 1'S IN F2
807A	188201	145	AC, 0	F0, F1, F2					ADD 1 TO FF, F2 = 00
807B	200E02	146	MV	F2, K					PUT F2 IN K FOR DISPLAY
807C	787702	147	BNEL	0, F2, INITIAL5					BRANCH IF F2 NOT = 00
807D	FC7702	148	BNEH	0, F2, INITIAL5					
807E	188021	149	AC, 0	F2, F1, F0					ADD 0'S TO 1'S, F0 = FF
807F	A00E00	150	MV	F0, K					PUT F0 IN K FOR DISPLAY
8080	F877F0	151	BNEL	OF, F0, INITIAL5					BRANCH IF F0 NOT = FF
8081	7C77F0	152	BNEH	OF, F0, INITIAL5					
8082	A0CE5F	153	MVI	35, K					PUT A "5" IN K
8083	572580	154	SB	OBSTROBE					PRINT "5" ON CRT
		155	*						
		156		*BINARY MULTIPLY INSTRUCTION					
		157	*						
8084	21405F	158	INITIAL6	MVI	55, F0				PUT 55 IN F0
8085	A0C13F	159	MVI	33, F1					PUT 33 IN F1
8086	A0020F	160	MVI	00, F2					CLEAR F2
8087	1C0201	161	MLL	F0, F1, F2					MULT 5*3 = F, F2 SHOULD = F
8088	200E02	162	MV	F2, K					DISPLAY RESULT
8089	7884F2	163	BNEL	OF, F2, INITIAL6					F2 SHOULD = F BRANCH IF NOT =
808A	1CC201	164	MHH	F0, F1, F2					MULT 5*3 = F, F2 SHOULD = FF
808B	200E02	165	MV	F2, K					DISPLAY RESULT
808C	7884F2	166	BNEL	OF, F2, INITIAL6					F2 SHOULD = F BRANCH IF NOT =
808D	A0CE6F	167	MVI	36, K					PUT A "6" IN K
808E	572580	168	SB	OBSTROBE					PRINT A "6" ON CRT
		169	*						
		170		*SHIFT INSTRUCTION					
		171	*						
808F	2000FF	172	INITIAL7	MVI	OF, F0				PUT "OF" IN F0
8090	A3C10F	173	MVI	OF0, F1					PUT "FO" IN F1
8091	A0020F	174	MVI	00, F2					PUT 0'S IN F2
8092	004201	175	SHLL	F0, F1, F2					F2 SHOULD = "OF"
8093	200E02	176	MV	F2, K					DISPLAY F2
8094	588F02	177	BNR	F0, F2, INITIAL7					BRANCH F2 NOT = "OF"
8095	844201	178	SHLH	F0, F1, F2					F2 SHOULD = "00"
8096	200E02	179	MV	F2, K					DISPLAY F2
8097	F88F02	180	BNEL	0, F2, INITIAL7					BRANCH IF F2 NOT = "00"

8098	7C8F02	181	BNEH	0, F2, INITIAL7			
8099	884201	182	SHHL	F0, F1, F2		F2 SHOULD = "FF"	
809A	200E02	183	MV	F2, K		DISPLAY F2	
809B	F88FF2	184	BNEL	0F, F2, INITIAL7		BRANCH IF F2 NOT = "FF"	
809C	7C8FF2	185	BNEH	0F, F2, INITIAL7			
809D	0C4201	186	SHHH	F0, F1, F2		F2 SHOULD = "F0"	
809E	200E02	187	MV	F2, K		DISPLAY F2	
809F	D88F12	188	BNR	F1, F2, INITIAL7		BRANCH IF F2 NOT = "F0"	
80A0	20CE7F	189	MVI	37, K		PUT A "7" IN K	
80A1	572580	190	SB	OBSTROBE		PRINT A "7" ON CRT	
		191					
		192					
		193					
		194					
80A2	A0001F	194	INITIAL8	MVI	01, F0	PUT A 1 IN F0	
80A3	A0019F	195	MVI	09, F1		PUT A 9 IN F1	
80A4	A3C2FF	196	MVI	OFF, F2		PUT 1'S IN F2	
80A5	908201	197	DAC,,0	F0, F1, F2		ADD 1+9 = 0 WITH CARRY, F2 = 10	
80A6	200E02	198	MV	F2, K		DISPLAY F2	
80A7	F8A202	199	BNEL	0, F2, INITIAL8		BRANCH IF F2 NOT = TO 10	
80A8	FCA212	200	BNEH	1, F2, INITIAL8			
80A9	A0016F	201	MVI	06, F1		PUT A 6 IN F1	
80AA	908201	202	DAC,,0	F0, F1, F2		ADD 1+6 = 7, F2 = 7	
80AB	200E02	203	MV	F2, K		DISPLAY F2	
80AC	78A272	204	BNEL	7, F2, INITIAL8		BRANCH IF F2 NOT = 07	
80AD	7CA202	205	BNEH	0, F2, INITIAL8			
80AE	20CE8F	206	MVI	38, K		PUT AN "8" IN K	
80AF	572580	207	SB	OBSTROBE		PRINT AN "8" ON CRT	
		208					
		209					
		210					
		211					
80B0	20009F	211	INITIAL9	MVI	09, F0	PUT A 9 IN F0	
80B1	A00100	212	MV	F0, F1		PUT A 9 IN F1	
80B2	A3C2FF	213	MVI	OFF, F2		PUT ALL 1'S IN F2	
80B3	148201	214	DSC,,0	F0, F1, F2		SUB. 9 - 9 = 0, F2 = 0	
80B4	200E02	215	MV	F2, K		DISPLAY F2	
80B5	F8B002	216	BNEL	0, F2, INITIAL9		BRANCH IF F2 NOT = 00	
80B6	7CB002	217	BNEH	0, F2, INITIAL9			
80B7	A0010F	218	MVI	00, F1		PUT 0 IN F1	
80B8	148201	219	DSC,,0	F0, F1, F2		SUB. 9 - 0 = 9, F2 = 9	
80B9	200E02	220	MV	F2, K		DISPLAY F2	
80BA	F8B092	221	BNEL	9, F2, INITIAL9		BRANCH IF F2 NOT = TO 09	
80BB	7CB002	222	BNEH	0, F2, INITIAL9			
80BC	A0CE9F	223	MVI	39, K		PRINT "9" ON CRT	
80BD	572580	224	SB	OBSTROBE		CARRIAGE RETURN, LINE FEED	
80BE	572F80	225	SB	CRLF			

```

226 80BF 20C00F          *
227 80C0 D73F80        *TEST ORI INSTRUCTION
228 80C1 A0010F        * NOTE: BNEH AND BNEL ARE BEING USED EXTENSIVELY
229 80C2 78E101        *FOR TEST OF ORI RESULTS.
230 80C3 FCE101        *
231 80C4 20011F        TESTO          MVI          30,F0
232 80C5 FCE101        SB          TEST#
233 80C6 F8E111        MVI          00,F1
234 80C7 20012F        BNEH         0,F1,ERRORO
235 80C8 FCE101        BNEH         0,F1,ERRORO
236 80C9 F8E121        MVI          01,F1
237 80CA 20014F        BNEH         0,F1,ERRORO
238 80CB FCE101        BNEH         1,F1,ERRORO
239 80CC F8E141        MVI          02,F1
240 80CD 20018F        BNEH         0,F1,ERRORO
241 80CE FCE101        BNEH         0,F1,ERRORO
242 80CF F8E181        BNEH         1,F1,ERRORO
243 80D0 20410F        MVI          04,F1
244 80D1 7CE111        BNEH         0,F1,ERRORO
245 80D2 78E101        BNEH         2,F1,ERRORO
246 80D3 20810F        MVI          04,F1
247 80D4 7CE121        BNEH         0,F1,ERRORO
248 80D5 7CE121        BNEH         4,F1,ERRORO
249 80D6 78E101        MVI          08,F1
250 80D7 21010F        BNEH         0,F1,ERRORO
251 80D8 7CE141        BNEH         8,F1,ERRORO
252 80D9 78E101        MVI          10,F1
253 80DA 22010F        BNEH         1,F1,ERRORO
254 80DB 7CE181        BNEH         0,F1,ERRORO
255 80DC 78E101        MVI          20,F1
256 80DD A0010F        BNEH         2,F1,ERRORO
257 80DE FCE101        BNEH         2,F1,ERRORO
258 80DF 78E101        MVI          40,F1
259 80E0 5CE480        BNEH         4,F1,ERRORO
260 80E1 574F80        BNEH         0,F1,ERRORO
261 80E2 200E01        BNEH         8,F1,ERRORO
262 80E3 DCBF80        BNEH         0,F1,ERRORO
263 80E4 574F80        B          80,F1
264 80E5 574F80        B          8,F1,ERRORO
265 80E6 200E01        B          0,F1,ERRORO
266 80E7 DCBF80        B          00,F1
267 80E8 574F80        B          0,F1,ERRORO
268 80E9 200E01        B          0,F1,ERRORO
269 80EA DCBF80        B          TEST1
270 80EB 574F80        B          TEST1
271 80EC 200E01        SB          ERROR
272 80ED DCBF80        MV          F1,K
273 80EE 574F80        B          TESTO
274 80EF 200E01        *
275 80F0 DCBF80        *
276 80F1 574F80        ERROR
277 80F2 200E01        F1,K
278 80F3 DCBF80        TESTO
279 80F4 574F80        *
280 80F5 200E01        *
281 80F6 DCBF80        *
282 80F7 574F80        *
283 80F8 200E01        *
284 80F9 DCBF80        *
285 80FA 574F80        *
286 80FB 200E01        *
287 80FC DCBF80        *
288 80FD 574F80        *
289 80FE 200E01        *
290 80FF DCBF80        *

```

```

*TEST THE XORI INSTRUCTION (USE BNEL,BNEH FOR TEST)
271 271 80E4 A0C01F          MVI          31,FO          PUT A "1" IN FO
272 272 80E5 D73F80          SB           TEST#         PRINT "TEST # 1 " ON CRT
273 273 80E6 A0010F          MVI          00,F1        CLEAR F1
274 274 80E7 240111          XORI         01,F1,F1     F1 = 01
275 275 80E8 7D0301          BNEH         0,F1,ERROR1  F1 SHOULD = 01, ERROR IF NOT =
276 276 80E9 790311          BNEL         1,F1,ERROR1
277 277 80EA 240121          XORI         02,F1,F1     F1 = 03
278 278 80EB 7D0301          BNEH         0,F1,ERROR1
279 279 80EC F90331          BNEL         3,F1,ERROR1
280 280 80ED 240141          XORI         04,F1,F1     F1 = 07
281 281 80EE 7D0301          BNEH         0,F1,ERROR1
282 282 80EF 790371          BNEL         7,F1,ERROR1
283 283 80F0 240181          XORI         08,F1,F1     F1 = 0F
284 284 80F1 7D0301          BNEH         0,F1,ERROR1
285 285 80F2 F903F1          BNEL         0F,F1,ERROR1
286 286 80F3 244101          XORI         10,F1,F1     F1 = 1F
287 287 80F4 FD0311          BNEH         1,F1,ERROR1
288 288 80F5 F903F1          BNEL         0F,F1,ERROR1
289 289 80F6 248101          XORI         20,F1,F1     F1 = 3F
290 290 80F7 7D0331          BNEH         3,F1,ERROR1
291 291 80F8 F903F1          BNEL         0F,F1,ERROR1
292 292 80F9 250101          XORI         40,F1,F1     F1 = 7F
293 293 80FA FD0371          BNEH         7,F1,ERROR1
294 294 80FB F903F1          BNEL         0F,F1,ERROR1
295 295 80FC 260101          XORI         80,F1,F1     F1 = FF
296 296 80FD F903F1          BNEL         0F,F1,ERROR1
297 297 80FE 7D03F1          BNEH         0F,F1,ERROR1
298 298 80FF A7C1F1          XORI         OFF,F1,F1    F1 = 00
299 299 8100 7D0301          BNEH         0,F1,ERROR1
300 300 8101 F90301          BNEL         0,F1,ERROR1
301 301 8102 DD0680          B           TEST2
302 302
303 303
304 304
305 305
306 306 8103 574F80          SB           ERROR
307 307 8104 200E01          MV           F1,K
308 308 8105 5CE480          B           TEST1
309 309
310 310
311 311

```

PRINT "ERROR" ON CRT
 DISPLAY FAILURE
 RESTART TEST

Line #	Address	Instruction	Comments
1	8106	A0C02F	
2	8107	D73F80	
3	8108	A3C2FF	
4	8109	280112	
5	810A	FD2501	
6	810B	F92511	
7	810C	280122	
8	810D	FD2501	
9	810E	F92521	
10	810F	280142	
11	8110	FD2501	
12	8111	F92541	
13	8112	280182	
14	8113	FD2501	
15	8114	F92581	
16	8115	284102	
17	8116	7D2511	
18	8117	792501	
19	8118	288102	
20	8119	7D2521	
21	811A	792501	
22	811B	290102	
23	811C	7D2541	
24	811D	792501	
25	811E	2A0102	
26	811F	7D2581	
27	8120	792501	
28	8121	A80102	
29	8122	FD2501	
30	8123	792501	
31	8124	DD2880	
32			
33			
34			
35			
36			
37	834F	574F80	
38	8126	200E01	
39	8127	DD0680	
40			
41			
42			
43	833F	20C03F	
44	8129	D73F80	
45	812A	A0010F	
313		*TEST ANDI INSTRUCTION	PUT A "2" IN FO
314		TEST2	PRINT "TEST #2" ON CRT
315		MVI	PUT 1'S IN FILE REG. 2
316		SB	F1 = 01
317		MVI	F1 SHOULD = 01 IF NOT, ERROR
318		MVI	
319		MVI	F1 = 02
320		MVI	F1 SHOULD = 02 IF NOT, ERROR
321		MVI	
322		MVI	F1 = 04
323		MVI	
324		MVI	F1 = 08
325		MVI	
326		MVI	F1 = 10
327		MVI	
328		MVI	F1 = 20
329		MVI	
330		MVI	F1 = 40
331		MVI	
332		MVI	F1 = 80
333		MVI	
334		MVI	F1 = 00
335		MVI	
336		MVI	
337		MVI	
338		MVI	
339		MVI	
340		MVI	
341		MVI	
342		MVI	
343		MVI	
344		MVI	
345		MVI	
346		MVI	
347		MVI	
348		MVI	
349		MVI	
350		MVI	
351		MVI	
352		MVI	
353		MVI	
354		MVI	
355		MVI	
356		MVI	
357		MVI	

6/1/78

812B	AC0111	46	358	AI	01,F1,F1	F1 = 01
812C	7D4701	47	359	BNEH	0,F1,ERROR3	F1 SHOULD = 01, ERROR IF NOT =
812D	794711	48	360	BNEL	1,F1,ERROR3	
812E	AC0121	49	361	AI	02,F1,F1	F1 = 03
812F	7D4701	50	362	BNEH	0,F1,ERROR3	
8130	F94731	51	363	BNEL	3,F1,ERROR3	
8131	AC0141	52	364	AI	04,F1,F1	F1 = 07
8132	7D4701	53	365	BNEH	0,F1,ERROR3	
8133	794771	54	366	BNEL	7,F1,ERROR3	
8134	AC0181	55	367	AI	08,F1,F1	F1 = 0F
8135	7D4701	56	368	BNEH	0,F1,ERROR3	
8136	F947F1	57	369	BNEL	0F,F1,ERROR3	
8137	AC4101	58	370	AI	10,F1,F1	F1 = 1F
8138	FD4711	59	371	BNEH	1,F1,ERROR3	
8139	F947F1	60	372	BNEL	0F,F1,ERROR3	
813A	AC8101	61	373	AI	20,F1,F1	F1 = 3F
813B	7D4731	62	374	BNEH	3,F1,ERROR3	
813C	F947F1	63	375	BNEL	0F,F1,ERROR3	
813D	AD0101	64	376	AI	40,F1,F1	F1 = 7F
813E	FD4771	65	377	BNEH	7,F1,ERROR3	
813F	F947F1	66	378	BNEL	0F,F1,ERROR3	
8140	AE0101	67	379	AI	80,F1,F1	F1 = FF
8141	F947F1	68	380	BNEL	0F,F1,ERROR3	
8142	7D47F1	69	381	BNEH	0F,F1,ERROR3	
8143	AC0111	70	382	AI	01,F1,F1	F1 = 00
8144	7D4701	71	383	BNEH	0,F1,ERROR3	
8145	F94701	72	384	BNEL	0,F1,ERROR3	
8146	5D4A80	73	385	B	TEST4	
		74	386			
		75	387			
8147	574F80	76	388	ERROR3	ERROR	PRINT "ERROR" ON CRT
8148	200E01	77	389	MV	F1,K	DISPLAY FAILURE
8149	DD2880	78	390	B	TEST3	RESTART TEST
		79	391			
		80	392			
		81	393			
814A	A0C04F	82	394	MVI	34,F0	PUT A "4" IN F0
814B	D73F80	83	395	SB	TEST#	PRINT "TEST # 4 " ON CRT
814C	808FEF	84	396	OR,,0	+,,	CLEAR CARRY
814D	A0020F	85	397	MVI	00,F2	CLEAR F2
814E	A0010F	86	398	MVI	00,F1	CLEAR F1
814F	300211	87	399	DACI	01,F1,F2	F2 = 01
8150	7D7102	88	400	BNEH	0,F2,ERROR4	F2 SHOULD = 01, ERROR IF NOT =
8151	797112	89	401	BNEL	1,F2,ERROR4	
8152	300221	90	402	DACI	02,F1,F2	F2 = 02

8153	7D7102	8171	91	403	BNEH	0, F2, ERROR4
8154	797122	8171	92	404	BNEL	2, F2, ERROR4
8155	300241		93	405	DACI	04, F1, F2
8156	7D7102	8171	94	406	BNEH	0, F2, ERROR4
8157	797142	8171	95	407	BNEL	4, F2, ERROR4
8158	300281		96	408	DACI	08, F1, F2
8159	7D7102	8171	97	409	BNEH	0, F2, ERROR4
815A	797182	8171	98	410	BNEL	8, F2, ERROR4
815B	304201		99	411	DACI	10, F1, F2
815C	FD7112	8171	100	412	BNEH	1, F2, ERROR4
815D	F97102	8171	101	413	BNEL	0, F2, ERROR4
815E	308201		102	414	DACI	20, F1, F2
815F	FD7122	8171	103	415	BNEH	2, F2, ERROR4
8160	F97102	8171	104	416	BNEL	0, F2, ERROR4
8161	310201		105	417	DACI	40, F1, F2
8162	FD7142	8171	106	418	BNEH	4, F2, ERROR4
8163	F97102	8171	107	419	BNEL	0, F2, ERROR4
8164	320201		108	420	DACI	80, F1, F2
8165	FD7182	8171	109	421	BNEH	8, F2, ERROR4
8166	F97102	8171	110	422	BNEL	0, F2, ERROR4
8167	A0019F		111	423	MVI	09, F1
8168	300111		112	424	DACI	01, F1, F1
8169	200201		113	425	MV	F1, F2
816A	F97101	8171	114	426	BNEL	0, F1, ERROR4
816B	FD7111	8171	115	427	BNEH	1, F1, ERROR4
816C	B24101		116	428	DACI	90, F1, F1
816D	200201		117	429	MV	F1, F2
816E	F97101	8171	118	430	BNEL	0, F1, ERROR4
816F	7D7101	8171	119	431	BNEH	0, F1, ERROR4
8170	DD7480	8174	120	432	B	TEST5
			121	433	*	
			122	434	*	
8171	574F80	834F	123	435	ERROR4	SB
8172	200E02		124	436	MV	ERROR
8173	5D4A80	814A	125	437	B	F2, K
			126	438	*	TEST4
			127	439	*TEST DSCI INSTRUCTION	
			128	440	*	
8174	20C05F		129	441	TEST5	MVI
8175	D73F80	833F	130	442	SB	35, F0
8176	808FEF		131	443	OR, 0	TEST#
8177	A0411F		132	444	MVI	+, ,
8178	364291		133	445	DSCI	11, F1
8179	799C82	819C	134	446	BNEL	99, F1, F2
817A	FD9C82	819C	135	447	BNEH	8, F2, ERROR5

F2 = 04

F2 = 08

F2 = 10

F2 = 20

F2 = 40

F2 = 80

PUT A "9" IN F1

F1 = 10

PUT RESULTS IN F2 FOR DISPLAY IF ERROR

F1 = 00

PUT F1 IN F2 ERROR DISPLAY

PRINT "ERROR" ON CRT
DISPLAY FAILURE
RESTART TEST

PUT A "5" IN F0
PRINT "TEST #5" ON CRT
CLEAR CARRY
PUT INITIAL TEST PATTERN IN F1
SUB 1 FROM 9 F2 SHOULD = 88
BRANCH IF F2 NOT = 88

817B	808FEF	136	448	OR,,0	+,,		CLEAR CARRY
817C	360281	137	449	DSCI	88,F1,F2	F2 = 77	
817D	799C72	138	450	BNEL	7,F2,ERROR5		
817E	FD9C72	139	451	BNEH	7,F2,ERROR5		
817F	808FEF	140	452	OR,,0	+,,		CLEAR CARRY
8180	35C271	141	453	DSCI	77,F1,F2	F2 = 66	
8181	F99C62	142	454	BNEL	6,F2,ERROR5		
8182	7D9C62	143	455	BNEH	6,F2,ERROR5		
8183	808FEF	144	456	OR,,0	+,,		
8184	358261	145	457	DSCI	66,F1,F2	F2 = 55	
8185	F99C52	146	458	BNEL	5,F2,ERROR5		
8186	7D9C52	147	459	BNEH	5,F2,ERROR5		
8187	808FEF	148	460	OR,,0	+,,		
8188	354251	149	461	DSCI	55,F1,F2	F2 = 44	
8189	799C42	150	462	BNEL	4,F2,ERROR5		
818A	FD9C42	151	463	BNEH	4,F2,ERROR5		
818B	808FEF	152	464	OR,,0	+,,		
818C	350241	153	465	DSCI	44,F1,F2	F2 = 33	
818D	F99C32	154	466	BNEL	3,F2,ERROR5		
818E	7D9C32	155	467	BNEH	3,F2,ERROR5		
818F	808FEF	156	468	OR,,0	+,,		
8190	34C231	157	469	DSCI	33,F1,F2	F2 = 22	
8191	799C22	158	470	BNEL	2,F2,ERROR5		
8192	FD9C22	159	471	BNEH	2,F2,ERROR5		
8193	808FEF	160	472	OR,,0	+,,		
8194	348221	161	473	DSCI	22,F1,F2	F2 = 11	
8195	799C12	162	474	BNEL	1,F2,ERROR5		
8196	FD9C12	163	475	BNEH	1,F2,ERROR5		
8197	808FEF	164	476	OR,,0	+,,		
8198	344211	165	477	DSCI	11,F1,F2	F2 = 00	
8199	F99C02	166	478	BNEL	0,F2,ERROR5		
819A	7D9C02	167	479	BNEH	0,F2,ERROR5		
819B	DD9F80	168	480	B	TEST6		
		169	481	*			
		170	482	*			
819C	574F80	171	483	ERROR5	ERROR	PRINT "ERROR" ON CRT	
819D	200E01	172	484	MV	F1,K	DISPLAY F1	
819E	DD7480	173	485	B	TEST5	RESTART TEST	
		174	486	*			
		175	487	*TEST ACI INSTRUCTION			
		176	488	*			
819F	20C06F	177	489	TEST6	MVI	36,F0	PUT A "6" IN FO
81A0	D73F80	178	490	SB	TEST#		PRINT "TEST # 6 " ON CRT
81A1	A0010F	179	491	MVI	00,F1		CLEAR F1
81A2	808FEF	180	492	OR,,0	+,,		CLEAR CARRY

81A3 B80111	181	493	ACI	01,F1,F1	F1 = 01
81A4 FDC701	182	494	BNEH	0,F1,ERROR6	F1 SHOULD = 01, ERROR IF NOT =
81A5 F9C711	183	495	BNEL	1,F1,ERROR6	
81A6 808FEF	184	496	OR,,0	+,,	CLEAR CARRY
81A7 B80121	185	497	ACI	02,F1,F1	F1 = 03
81A8 FDC701	186	498	BNEH	0,F1,ERROR6	
81A9 79C731	187	499	BNEL	3,F1,ERROR6	
81AA 808FEF	188	500	OR,,0	+,,	
81AB B80141	189	501	ACI	04,F1,F1	F1 = 07
81AC FDC701	190	502	BNEH	0,F1,ERROR6	
81AD F9C771	191	503	BNEL	7,F1,ERROR6	
81AE 808FEF	192	504	OR,,0	+,,	
81AF B80181	193	505	ACI	08,F1,F1	F1 = 0F
81B0 FDC701	194	506	BNEH	0,F1,ERROR6	
81B1 79C7F1	195	507	BNEL	0F,F1,ERROR6	
81B2 808FEF	196	508	OR,,0	+,,	
81B3 B84101	197	509	ACI	10,F1,F1	F1 = 1F
81B4 7DC711	198	510	BNEH	1,F1,ERROR6	
81B5 79C7F1	199	511	BNEL	0F,F1,ERROR6	
81B6 808FEF	200	512	OR,,0	+,,	
81B7 B88101	201	513	ACI	20,F1,F1	F1 = 3F
81B8 FDC731	202	514	BNEH	3,F1,ERROR6	
81B9 79C7F1	203	515	BNEL	0F,F1,ERROR6	
81BA 808FEF	204	516	OR,,0	+,,	
81BB B90101	205	517	ACI	40,F1,F1	F1 = 7F
81BC 7DC771	206	518	BNEH	7,F1,ERROR6	
81BD 79C7F1	207	519	BNEL	0F,F1,ERROR6	
81BE 808FEF	208	520	OR,,0	+,,	
81BF BA0101	209	521	ACI	80,F1,F1	F1 = FF
81C0 79C7F1	210	522	BNEL	0F,F1,ERROR6	
81C1 FDC7F1	211	523	BNEH	0F,F1,ERROR6	
81C2 808FEF	212	524	OR,,0	+,,	
81C3 B80111	213	525	ACI	01,F1,F1	F1 = 00
81C4 FDC701	214	526	BNEH	0,F1,ERROR6	
81C5 79C701	215	527	BNEL	0,F1,ERROR6	
81C6 DDCA80	216	528	B	TEST7	
	217	529	*		
	218	530	*		
81C7 574F80	219	531	ERROR6	SB	PRINT "ERROR" ON CRT
81C8 200E01	220	532	MV	F1,K	DISPLAY FAILURE
81C9 DD9F80	221	533	B	TEST6	RESTART TEST
	222	534	*		
	223	535	*TEST MI INSTRUCTION		
	224	536	*		
81CA A0C07F	225	537	TEST7	MVI	PUT "7" IN FO
					37,FO

81CB D73F80	226	538	SB	TEST#	PRINT "TEST#7" ON CRT
81CC A0020F	227	539	MVI	00,F2	CLEAR F2
81CD A0411F	228	540	MVI	11,F1	PUT 11 IN F1
81CE 3C0211	229	541	MIL	1,F1,F2	MULT. F1 * 1, F2 = 01
81CF BC8211	230	542	MIH	1,F1,F2	MULT. (H) F1 * 1, F2 = 01
81D0 79E712	231	543	BNEL	1,F2,ERROR7	
81D1 7DE702	232	544	BNEH	0,F2,ERROR7	F2 = 02
81D2 3C0221	233	545	MIL	2,F1,F2	F2 = 02
81D3 BC8221	234	546	MIH	2,F1,F2	
81D4 79E722	235	547	BNEL	2,F2,ERROR7	
81D5 7DE702	236	548	BNEH	0,F2,ERROR7	
81D6 3C0241	237	549	MIL	4,F1,F2	F2 = 04
81D7 BC8241	238	550	MIH	4,F1,F2	F2 = 04
81D8 79E742	239	551	BNEL	4,F2,ERROR7	
81D9 7DE702	240	552	BNEH	0,F2,ERROR7	
81DA 3C0281	241	553	MIL	8,F1,F2	F2 = 08
81DB BC8281	242	554	MIH	8,F1,F2	F2 = 08
81DC 79E782	243	555	BNEL	8,F2,ERROR7	
81DD 7DE702	244	556	BNEH	0,F2,ERROR7	
81DE 20012F	245	557	MVI	02,F1	PUT A "02" IN F1
81DF 3C0281	246	558	MIL	8,F1,F2	F2 = 10
81E0 F9E702	247	559	BNEL	0,F2,ERROR7	
81E1 FDE712	248	560	BNEH	1,F2,ERROR7	
81E2 20810F	249	561	MVI	20,F1	PUT "20" IN F1
81E3 BC8281	250	562	MIH	8,F1,F2	F2 = 10
81E4 F9E702	251	563	BNEL	0,F2,ERROR7	
81E5 FDE712	252	564	BNEH	1,F2,ERROR7	
81E6 5DEA80	253	565	B	TEST8	
	254	566	*		
	255	567	*		
81E7 574F80	256	568	ERROR7	ERROR	PRINT "ERROR" ON CRT
81E8 200E02	257	569	MV	F2,K	DISPLAY F2
81E9 DDCA80	258	570	B	TEST7	REPEAT TEST
	259	571	*		
	260	572	*TEST EXTENDED INSTRUCTIONS		
	261	573	*		
81EA A0C08F	262	574	MVI	38,F0	PUT "8" IN F0
81EB D73F80	263	575	SB	TEST#	PRINT "TEST#8" ON CRT
81EC A0070F	264	576	MVI	00,F7	PUT 0'S IN F7
81ED A00607	265	577	MV	F7,F6	PUT 0'S IN F6
81EE 200306	266	578	MV	F6,F3	PUT 0'S IN F3
81EF A00203	267	579	MV	F3,F2	PUT 0'S IN F2
81F0 A3C4FF	268	580	MVI	OFF,F4	PUT 1'S IN F4
81F1 A00504	269	581	MV	F4,F5	PUT 1'S IN F5
81F2 020624	270	582	ORX	F3F2,F5F4,F7F6	OR 0'S WITH 1'S, F7F6 = FFFF

81F3 A00E06	271	583	MV	F6, K	DISPLAY F6
81F4 5A1D46	272	584	BNR	F4, F6, ERROR8	F6 SHOULD = FF
81F5 200E07	273	585	MV	F7, K	DISPLAY F7
81F6 59E757	274	586	BNR	F5, F7, ERROR7	F7 SHOULD = FF
81F7 860666	275	587	XORX	F7F6, F7F6, F7F6	F7 AND F6 SHOULD = 00
81F8 A00E06	276	588	MV	F6, K	DISPLAY F6
81F9 DA1D36	277	589	BNR	F3, F6, ERROR8	DISPLAY F7
81FA 200E07	278	590	MV	F7, K	
81FB 5A1D37	279	591	BNR	F3, F7, ERROR8	AND 1'S WITH 1'S, F7 AND F6 SHOULD = FF
81FC 8A0644	280	592	ANDX	F5F4, F5F4, F7F6	DISPLAY F6
81FD A00E06	281	593	MV	F6, K	
81FE DA1D56	282	594	BNR	F5, F6, ERROR8	DISPLAY F7
81FF 200E07	283	595	MV	F7, K	
8200 5A1D57	284	596	BNR	F5, F7, ERROR8	
8201 8EC664	285	597	SCX, ,1	F7F6, F5F4, F7F6	SUB. 1'S FROM 1'S, F7 AND F6 SHOULD =00
8202 A00E06	286	598	MV	F6, K	DISPLAY F6
8203 DA1D36	287	599	BNR	F3, F6, ERROR8	DISPLAY F7
8204 200E07	288	600	MV	F7, K	
8205 5A1D37	289	601	BNR	F3, F7, ERROR8	
8206 1A8242	290	602	ACX, ,0	F5F4, F3F2, F3F2	ADD 1'S TO 0'S, F3 AND F2 SHOULD = FF
8207 A00E03	291	603	MV	F3, K	DISPLAY F3
8208 DA1D35	292	604	BNR	F3, F5, ERROR8	DISPLAY F2
8209 200E02	293	605	MV	F2, K	
820A 5A1D25	294	606	BNR	F2, F5, ERROR8	
820B A2429F	295	607	MVI	99, F2	PUT "99" IN F2
820C A00302	296	608	MV	F2, F3	PUT "99" IN F3
820D 8204E2	297	609	VMX	F3F2, F5F4	PUT "99" IN F5 AND F4
820E 23C6FF	298	610	MVI	OFF, F6	PUT 1'S IN F6
820F A00706	299	611	MV	F6, F7	PUT 1'S IN F6
8210 968624	300	612	DSCX, ,0	F3F2, F5F4, F7F6	SUB. 9999 FROM 9999, F7F6 = 0000
8211 A00E06	301	613	MV	F6, K	DISPLAY F6
8212 7A1D06	302	614	BNEL	0, F6, ERROR8	
8213 FE1D06	303	615	BNEH	0, F6, ERROR8	
8214 200E07	304	616	MV	F7, K	DISPLAY F7
8215 5A1D67	305	617	BNR	F6, F7, ERROR8	
8216 928224	306	618	DACX, ,0	F3F2, F5F4, F3F2	ADD 9999 TO 9999 F3F2 = 9998
8217 A00E03	307	619	MV	F3, K	
8218 DA1D53	308	620	BNR	F5, F3, ERROR8	
8219 200E02	309	621	MV	F2, K	
821A 7A1D82	310	622	BNEL	8, F2, ERROR8	
821B 7E1D92	311	623	BNEH	9, F2, ERROR8	
821C 5E1F80	312	624	B	TEST9	
	313	625	*		
	314	626	*		
821D 574F80	315	627	ERROR8 SB	ERROR	

FILE - TP6792B ,4/13/78 PAGE 15

6/1/78

821E 5DEA80 81EA 316 628 B TEST8

```

1 630 *
2 631 *TEST CARRY WITH REGISTER INSTRUCTIONS
3 632 *
4 633 TEST9 MVI 39,F0 PUT A "9" IN F0
5 634 833F SB TEST# PRINT "TEST#9" ON CRT
6 635 8221 808FEF OR,,0 SET CARRY BIT = 0
7 636 8222 62631D BTL 1,SH,ERROR9 ERROR IF CARRY BIT SET (= TO 1)
8 637 8223 00CFEF OR,,1 SET CARRY BIT = 1
9 638 8224 EA631D BFL 1,SH,ERROR9 ERROR IF CARRY BIT CLEAR
10 639 8225 048FEF XOR,,0 CLEAR CARRY
11 640 8226 62631D BTL 1,SH,ERROR9 ERROR IF CARRY SET
12 641 8227 84CFEF XOR,,1 SET CARRY
13 642 8228 EA631D BFL 1,SH,ERROR9 ERROR IF CARRY CLEAR
14 643 8229 088FEF AND,,0 CLEAR CARRY
15 644 822A 62631D BTL 1,SH,ERROR9 ERROR IF CARRY SET
16 645 822B 88CFEF AND,,1 SET CARRY
17 646 822C EA631D BFL 1,SH,ERROR9 ERROR IF CARRY CLEAR
18 647 *
19 648 *ARITHMETIC CARRY OPERATIONS
20 649 *
21 650 MVI OFF,F2
22 651 822D A3C2FF MV F2,F3
23 652 822E A00302 MV F3,F4
24 653 8230 808FEF OR,,0
25 654 8231 8CC423 SC,,1
26 655 8232 200E04 MV F2,F3,F4
27 656 8233 FA6304 BNEL 0,F4,ERROR9
28 657 8234 7E6304 BNEH 0,F4,ERROR9
29 658 8235 200E0D MV SH,K
30 659 8236 EA631D BFL 1,SH,ERROR9
31 660 *
32 661 *
33 662 MVI 01,F1
34 663 8237 20011F MVI OFF,F2
35 664 8238 A3C2FF MV F2,F3
36 665 8239 A00302 OR,,0
37 666 823A 808FEF AC,,0
38 667 823B 188312 MV F1,F2,F3
39 668 823C A00E03 F3,K
40 669 823D 7A6303 BNEH 0,F3,ERROR9
41 670 823E FE6303 BNEH 0,F3,ERROR9
42 671 823F 200E0D MV SH,K
43 672 8240 EA631D BFL 1,SH,ERROR9
44 673 8241 808FEF OR,,0
45 674 8242 A0010F MVI 00,F1
8243 98C312 AC,,1
          F1,F2,F3

          F1 = 1
          F2 = FF
          F3 = FF
          CLEAR CARRY
          1 + FF = 00 CARRY SET
          DISPLAY F3
          CHECK F3 = 00

          DISPLAY SH
          CHECK CARRY, SHOULD BE SET
          CLEAR CARRY
          F1 = 00
          00 + FF + 1 (CARRY) = 00 CARRY SET

```

8244	A00E03	46	MV	F3, K	DISPLAY F3
8245	7A6303	47	BNEL	0, F3, ERROR9	CHECK F3 = 00
8246	FE6303	48	BNEH	0, F3, EFROR9	
8247	200E0D	49	MV	SH, K	DISPLAY SH
8248	EA631D	50	BFL	1, SH, ERROR9	CHECK CARRY SET
51	680	51	*		
52	681	52	*		
8249	808FEF	53	OR,,0	+, ,	CLEAR CARRY
824A	20011F	54	MVI	01, F1	F1 = 1
824B	A0029F	55	MVI	09, F2	F2 = 9
824C	23C3FF	56	MVI	OFF, F3	F3 = FF
824D	908312	57	DAC,,0	F1, F2, F3	1 + 9 + 0 (CARRY) = 10 CARRY CLEAR
824E	A00E03	58	MV	F3, K	DISPLAY F3
824F	7A6303	59	BNEL	0, F3, ERROR9	CHECK F3 = 10
8250	7E6313	60	BNEH	1, F3, ERROR9	
8251	62631D	61	BTL	1, SH, ERROR9	CHECK FOR CARRY CLEAR
8252	A2429F	62	MVI	99, F2	F2 = 99
8253	908312	63	DAC,,0	F1, F2, F3	1 + 99 + 0 = 00 CARRY SET
8254	A00E03	64	MV	F3, K	DISPLAY F3
8255	7A6303	65	BNEL	0, F3, ERROR9	CHECK F3 = 00
8256	FE6303	66	BNEH	0, F3, ERROR9	
8257	200E0D	67	MV	SH, K	DISPLAY SH
8258	EA631D	68	BFL	1, SH, ERROR9	CHECK CARRY SET
8259	A0010F	69	MVI	00, F1	F1 = 00
825A	808FEF	70	OR,,0	+, ,	CLEAR CARRY
825B	10C312	71	DAC,,1	F1, F2, F3	0 + 99 + 1 = 00 CARRY SET
825C	A00E03	72	MV	F3, K	DISPLAY F3
825D	7A6303	73	BNEL	0, F3, ERROR9	CHECK F3 = 00
825E	FE6303	74	BNEH	0, F3, ERROR9	
825F	200E0D	75	MV	SH, K	DISPLAY SH
8260	EA631D	76	BFL	1, SH, ERROR9	CHECK CARRY SET
8261	808FEF	77	OR,,0	+, ,	CLEAR CARRY
8262	DE6680	78	B	TESTA	
79	708	79	*		
80	709	80	*		
8263	574F80	81	ERROR9	SB	ERROR
8264	200E0D	82	MV	SH, K	SH, K
8265	5E1F80	83	B	TEST9	TEST9
84	713	84	*		
85	714	85	*		
86	715	86	*		
8266	21001F	87	TESTA	MVI	41, F0
8267	D73F80	88	SB	TEST#	PRINT "TEST#A" ON CRT
8268	A141AF	89	MVI	5A, F1	F1 = 5A
8269	A2825F	90	MVI	0A5, F2	F2 = A5

```

826A 200801          91 720          MV      F1,PL
826B A00902          92 721          MV      F2,PH
826C 5A7618          93 722          BNR     F1,PL,ERRORA
826D DA7629          94 723          BNR     F2,PH,ERRORA
826E A00809          95 724          MV      PH,PL
826F 5A7628          96 725          BNR     F2,PL,ERRORA
8270 A00908          97 726          MV      PL,PH
8271 DA7629          98 727          BNR     F2,PH,ERRORA
8272 A148AF          99 728          MVI     5A,PL
8273 A00908          100 729          MV      PL,PH
8274 DA7619          101 730          BNR     F1,PH,ERRORA
8275 DE7880          102 731          B       TESTB
          103 732          *
          104 733          *
8276 574F80          105 734          SB      ERROR
8277 DE6680          106 735          B       TESTA
          107 736          *
          108 737          *TEST DATA MEMORY INPUT REGISTER
          109 738          *
8278 57CE80          110 739          TESTB  SB      SETPAR
8279 21002F          111 740          MVI     42,FO
827A D73F80          112 741          SB      TEST#
827B 190000          113 742          LPI     0000
827C A00E0F          114 743          MVI     00,K
827D A0010F          115 744          MVI     00,F1
827E 200E01          116 745          LOOPB  F1,K
827F 002FEE          117 746          OR,WI  +,K,
8280 FAB2F1          118 747          BNEL   OF,F1,**2
8281 F684F1          119 748          BEQH   OF,F1,**3
8282 AC0111          120 749          AI     1,F1,F1
8283 DE7E80          121 750          B      LOOPB
8284 190000          122 751          LPI     0000
8285 A00E0F          123 752          MVI     00,K
8286 A0010F          124 753          MVI     00,F1
8287 801FEF          125 754          LOOPBR OR,R  +,,
8288 200E0B          126 755          MV      CH,K
8289 5AAE1B          127 756          BNR     F1,CH,ERRORB
828A 7A8CF1          128 757          BNEL   OF,F1,**2
828B F68EF1          129 758          BEQH   OF,F1,**3
828C AC0111          130 759          AI     1,F1,F1
828D DE8780          131 760          B      LOOPBR
          132 761          *
          133 762          *
828E 190000          134 763          LPI     0000
828F 20030F          135 764          MVI     00,F3

```

```

PL = 5A
PH = A5
CHECK PL = 5A
CHECK PH = A5
PL = A5
PH = A5
PL = 5A
PH = 5A

```

```

PRINT ERROR ON CRT
RESTART TEST

```

```

SET GOOD DATA MEM. PARITY NO TRAP OFF
PUT A "B" IN FO
PRINT "TEST#B" ON CRT
CLEAR PC'S
CLEAR K
CLEAR F1
K = F1
WRITE DATA MEM. WITH CONTENTS OF K STEP PC'S
CHECK FOR LAST WRITE

```

```

STEP F1
NEXT WRITE
CLEAR PC'S
CLEAR K
CLEAR F1
READ MEMORY STEP PC'S
DISPLAY CH
COMPARE COUNTER TO DATA READ
CHECK FOR LAST READ

```

```

STEP COUNTER
NEXT READ

```

```

CLEAR PC'S
CLEAR F3

```

8290 A141AF	136	765	MVI	5A,F1	F1 = 5A
8291 A2825F	137	766	MVI	0A5,F2	F2 = 0A5
8292 8C6312	138	767	SHHH,W1	F1,F2,F3	F3 = A5 LOCATION 0000 = A5
8293 A00E03	139	768	MV	F3,K	DISPLAY F3
8294 000FEF	140	769	OR	+,,	STEP PC'S
8295 806312	141	770	SHLL,W1	F1,F2,F3	F3 = 5A LOCATION 0001 = 5A
8296 A00E03	142	771	MV	F3,K	DISPLAY F3
8297 190000	143	772	LPI	0000	CLEAR PC'S
8298 801FEF	144	773	OR,R	+,,	READ LOCATIONS 0000 AND 0001
8299 200E0B	145	774	MV	CH,K	DISPLAY 0000
829A 7AAE5B	146	775	BNEL	5,CH,ERRORB	CHECK 0000 = A5
829B FEAEAB	147	776	BNEH	0A,CH,ERRORB	DISPLAY 0001
829C A00E0A	148	777	MV	CL,K	CHECK 0001 = 5A
829D FAAEAA	149	778	BNEL	0A,CL,ERRORB	
829E 7AE5A	150	779	BNEH	5,CL,ERRORB	
	151	780	*		
	152	781	*		
829F 190000	153	782	LPI	0000	CLEAR PC'S
82A0 A0020F	154	783	MVI	00,F2	CLEAR F2
82A1 23C11F	155	784	MVI	0F1,F1	F1 = F1
82A2 BC2211	156	785	MIL,W1	1,F1,F2	F2 = 01 LOCATION 0000 = 01
82A3 000FEF	157	786	OR	+,,	STEP PC'S
82A4 3CA211	158	787	MIH,W1	1,F1,F2	F2 = 0F LOCATION 0001 = 0F
82A5 190000	159	788	LPI	0000	CLEAR PC'S
82A6 801FEF	160	789	OR,R	+,,	READ LOCATIONS 0000 AND 0001
82A7 200E0B	161	790	MV	CH,K	DISPLAY 0000
82A8 FAAE1B	162	791	BNEL	1,CH,ERRORB	0000 SHOULD = 01
82A9 FEAE0B	163	792	BNEH	0,CH,ERRORB	
82AA A00E0A	164	793	MV	CL,K	DISPLAY 0001
82AB FAAEFA	165	794	BNEL	0F,CL,ERRORB	0001 SHOULD = 0F
82AC 7AE0EA	166	795	BNEH	0,CL,ERRORB	
82AD 5EB080	167	796	B	TESTC	
	168	797	*		
	169	798	*		
82AE 574F80	170	799	ERRORB	SB	PRINT ERROR ON CRT
82AF DE7880	171	800	B	TESTB	RESTART TEST
	172	801	*		
	173	802	*		
82B0 A1003F	174	803	MVI	43,F0	PUT A "C" IN F0
82B1 D73F80	175	804	SB	TEST#	PRINT "TEST#C" ON CRT
82B2 A0020F	176	805	MVI	00,F2	F2 = 00
82B3 2003FF	177	806	MVI	0F,F3	F3 = 0F
82B4 A3C40F	178	807	MVI	0F0,F4	F4 = F0
82B5 23C5FF	179	808	MVI	0FF,F5	F5 = FF
82B6 000122	180	809	OR	F2,F2,F1	00 ORED WITH 00 = 00

82B7	5ADF12	82DF	181	810	BNR	F1, F2, ERRORC	F1 = 00 ?
82B8	800123		182	811	OR	F2, F3, F1	00 ORED WITH OF = OF
82B9	DADF31	82DF	183	812	BNR	F3, F1, ERRORC	F1 = OF ?
82BA	000124		184	813	OR	F2, F4, F1	00 ORED WITH FO = FO
82BB	5ADF41	82DF	185	814	BNR	F4, F1, ERRORC	F1 = FO ?
82BC	800125		186	815	OR	F2, F5, F1	00 ORED WITH FF = FF
82BD	DADF51	82DF	187	816	BNR	F5, F1, ERRORC	F1 = FF ?
			188	817	*		
			189	818	*		
82BE	800132		190	819	OR	F3, F2, F1	OF ORED WITH 00 = OF
82BF	DADF31	82DF	191	820	BNR	F3, F1, ERRORC	F1 = OF ?
82C0	000142		192	821	OR	F4, F2, F1	FO ORED WITH 00 = FO
82C1	5ADF41	82DF	193	822	BNR	F4, F1, ERRORC	F1 = FO ?
82C2	800152		194	823	OR	F5, F2, F1	FF ORED WITH 00 = FF
82C3	DADF51	82DF	195	824	BNR	F5, F1, ERRORC	F1 = FF ?
			196	825	*		
			197	826	*		
82C4	880122		198	827	AND	F2, F2, F1	00 ANDED WITH 00 = 00
82C5	5ADF21	82DF	199	828	BNR	F2, F1, ERRORC	F1 = 00 ?
82C6	880153		200	829	AND	F5, F3, F1	FF ANDED WITH OF = OF
82C7	DADF31	82DF	201	830	BNR	F3, F1, ERRORC	
82C8	080154		202	831	AND	F5, F4, F1	FF ANDED WITH FO = FO
82C9	5ADF41	82DF	203	832	BNR	F4, F1, ERRORC	
82CA	880155		204	833	AND	F5, F5, F1	FF ANDED WITH FF = FF
82CB	DADF51	82DF	205	834	BNR	F5, F1, ERRORC	F5 = FF ?
			206	835	*		
			207	836	*		
82CC	880135		208	837	AND	F3, F5, F1	OF ANDED WITH FF = OF
82CD	DADF31	82DF	209	838	BNR	F3, F1, ERRORC	F1 = OF ?
82CE	080145		210	839	AND	F4, F5, F1	FO ANDED WITH FF = FO
82CF	5ADF41	82DF	211	840	BNR	F4, F1, ERRORC	F1 = FO ?
			212	841	*		
			213	842	*		
82D0	840155		214	843	XOR	F5, F5, F1	FF XORED WITH FF = 00
82D1	5ADF21	82DF	215	844	BNR	F2, F1, ERRORC	F1 = 00 ?
82D2	040154		216	845	XOR	F5, F4, F1	FF XORED WITH FO = OF
82D3	DADF31	82DF	217	846	BNR	F3, F1, ERRORC	F1 = OF ?
82D4	840153		218	847	XOR	F5, F3, F1	FF XORED WITH OF = FO
82D5	5ADF41	82DF	219	848	BNR	F4, F1, ERRORC	F1 = FO ?
82D6	040152		220	849	XOR	F5, F2, F1	FF XORED WITH 00 = FF
82D7	DADF51	82DF	221	850	BNR	F5, F1, ERRORC	F1 = FF ?
			222	851	*		
			223	852	*		
82D8	040145		224	853	XOR	F4, F5, F1	FO XORED WITH FF = OF
82D9	DADF31	82DF	225	854	BNR	F3, F1, ERRORC	F1 = OF ?

82DA 840135	226	855	XOR	F3,F5,F1	OF XORED WITH FF = F0
82DB 5ADF41	227	856	BNR	F4,F1,ERRORC	F1 = F0 ?
82DC 040125	228	857	XOR	F2,F5,F1	00 XORED WITH FF = FF
82DD DADF51	229	858	BNR	F5,F1,ERRORC	F1 = FF ?
	230	859	*		
	231	860	*		
82DE DEE280	232	861	B	TESTD	
	233	862	*		
	234	863	*		
82DF 574F80	235	864	SB	ERROR	PRINT "ERROR" ON CRT
82E0 200E01	236	865	MV	F1,K	DISPLAY FAILURE
82E1 5E8080	237	866	B	TESTC	RESTART TEST
	238	867	*		
	239	868	*		
82E2 21004F	240	869	MVI	44,F0	PRINT TEST#D ON CRT
82E3 D73F80	241	870	SB	TEST#	
82E4 23C6FF	242	871	MVI	OFF,F6	
82E5 A0C7FF	243	872	MVI	3F,F7	SET UP REGS. FOR 16K MEMORY
82E6 190000	244	873	LPI	0000	CLEAR PC'S
82E7 8202E8	245	874	MVX	PHPL,F3F2	
82E8 8204E2	246	875	MVX	F3F2,F5F4	
82E9 A00E0F	247	876	MVI	00,K	CLEAR FILE REGISTERS
82EA 81800F	248	877	TPA	,00	CLEAR K REG.
82EB 9D02F7	249	878	LPI	INCRPL	PUT PC'S IN AUX REG 0
82EC 01801F	250	879	TPA	,01	LOAD PC'S WITH RETURN ADDR FOR WCM
82ED 05800F	251	880	TPS	,	PUT RETURN ADDR. IN AUX 1
82EE 8B800F	252	881	TAP	,00	PUSH RETURN ADDR ON STACK
82EF 05800F	253	882	TPS	,	GET CM ADDR. FOR WRITE
82F0 A00E0F	254	883	MVI	00,K	PUSH CONTROL MEMORY ADDR. ON STACK
82F1 200108	255	884	MV	PL,F1	CLEAR K REG. FOR WRITE OPERATION
82F2 280111	256	885	ANDI	1,F1,F1	SET UP F1 FOR MASK
82F3 FAF501	257	886	BNEL	0,F1,*+2	MASK OFF ALL BUT BIT 0
82F4 A20E0E	258	887	ORI	80,K,K	SKIP IF BIT 0 = 1
82F5 A7CEFE	259	888	XORI	OFF,K,K	SET PARITY BIT IF EVEN MEMORY ADDR.
82F6 078400	260	889	SR,WCM	,	COMPLEMENT K BEFORE WRITE
82F7 AC0818	261	890	INCRPL	1,PL,PL	WRITE CONTROL MEMORY, GO TO INCRPL
82F8 FAF8F8	262	891	BNEL	OF,PL,*+2	INCREMENT PL FOR NEXT ADDR.
82F9 F6FCF8	263	892	BEQH	OF,PL,INCRPH	IF PL=FF, THEN GO TO INCREMENT PH
82FA 81800F	264	893	TPA	,00	PUT INCREMENTED PC IN AUX 0
82FB DEEB80	265	894	B	LOOPADD	EXECUTE NEXT WRITE
82FC AC0919	266	895	AI	1,PH,PH	INCR. PH
82FD 530079	267	896	BER	F7,PH,*+3	IF THIS IS LAST ADDR. GO TO READ CM
82FE 81800F	268	897	TPA	,00	PUT INCREMENTED PC IN AUX 0
82FF DEEB80	269	898	B	LOOPADD	NEXT WRITE CYCLE
8300 190000	270	899	LPI	0000	CLR PC'S

6/1/78

8301	8202E8	271	900	MXV	PHPL,F3F2	CLR F3 F2
8302	A00E0F	272	901	MVI	00,K	CLR K
8303	81800F	273	902	TPA	,00	SET AUX 0 = TO PC'S
8304	9D030A	274	903	LPI	INCRK	LOAD PC'S WITH RETURN ADDR. FOR READ
8305	01801F	275	904	TPA	,01	PUT RETURN ADDR IN AUX 1
8306	05800F	276	905	TPS	,	PUSH ADDR ON STACK
8307	8B800F	277	906	TAP	,00	GET READ ADDR FROM AUX 0
8308	05800F	278	907	TPS	,	PUSH ADDR ON STACK
8309	878600	279	908	SR,RCM	,	READ CONTROL MEMORY
830A	29CEFE	280	909	ANDI	7F,K,K	MASK OFF PARITY BIT FROM K
830B	FB190E	281	910	BNEL	0,K,ERRORD	
830C	7F190E	282	911	BNEH	0,K,ERRORD	PRINT ERROR ON CRT IF K NOT CLEAR
830D	DB1928	283	912	BNR	F2,PL,ERRORD	COMPARE COUNTER TO DATA READ
830E	DB1939	284	913	BNR	F3,PH,ERRORD	COMPARE COUNTER TO DATA READ
830F	AC0212	285	914	AI	1,F2,F2	INCREMENT F2
8310	7B12F2	286	915	BNEL	OF,F2,*+2	CHECK F2 NOT = F
8311	F713F2	287	916	BEQH	OF,F2,INCRF3	CHECK F2 = TO FF
8312	DF1580	288	917	B	INCRPC	
8313	AC0313	289	918	AI	1,F3,F3	INCR F3
8314	531B37	290	919	BER	F3,F7,RESTART	
8315	8208E2	291	920	MXV	F3F2,PHPL	INCR PC'S
8316	81800F	292	921	TPA	,00	PUT INCREMENTED PC'S IN AUX 0
8317	DF0480	293	922	B	READCM	
		294	923	*		
		295	924	*		
		296	925	*		
8318	5F1B80	297	926	B	RESTART	
8319	574F80	298	927	SB	ERROR	
831A	DEE280	299	928	B	TESTD	
		300	929	*		
		301	930	*		
831B	572980	302	931	SB	RESTART	INIT
831C	DCBF80	303	932	B	TESTO	TESTO

831D A00E5F	1	934	ENABLE5	MVI	5, K	SET CRT ADDR.
831E 178C00	2	935	ENABLE	CIO	OCO	ADDR. STROBE
831F 572080	3	936	DELAY10	SB	DELAYS	
8320 D72180	4	937	DELAY5	SB	**1	
8321 D72280	5	938		SB	**1	
8322 200F0F	6	939		NOP	,	
8323 200F0F	7	940		NOP	,	
8324 87800F	8	941		SR	,	
	9	942	*			
	10	943	*			
8325 EB258D	11	944	OBSTROBE	BFL	8, SH, *	WAIT FOR DEVIE READY
8326 572080	12	945		SB	DELAYS	
8327 978200	13	946		CIO	20	
8328 DF2080	14	947		B	DELAYS	
	15	948	*			
	16	949	*			
8329 A00D8D	17	950	INIT	ORI	OB, SH, SH	INHIBIT INPUT
832A 284DFD	18	951		ANDI	1F, SH, SH	SET NO TRAP, 40BIT, HALT/STEP OFF
832B D71D80	19	952		SB	ENABLE5	
832C A00E3F	20	953		MVI	03, K	
832D 572580	21	954		SB	OBSTROBE	CLEAR CRT
832E 87800F	22	955		SR	,	
	23	956	*			
	24	957	*			
832F D71D80	25	958	CRLF	SB	ENABLE5	THIS ROUTINE PRINTS CARRIAGE RETURN LINE FEED
8330 200EDF	26	959		MVI	0D, K	
8331 572580	27	960		SB	OBSTROBE	CR
8332 A00EAF	28	961		MVI	0A, K	
8333 572580	29	962		SB	OBSTROBE	LF
8334 87800F	30	963		SR	,	
	31	964	*			
	32	965	*			
8335 D71D80	33	966	SPACE	SB	ENABLE5	PRINT A SPACE
8336 208E0F	34	967		MVI	20, K	
8337 572580	35	968		SB	OBSTROBE	
8338 87800F	36	969		SR	,	
	37	970	*			
	38	971	*			
8339 D71D80	39	972	INITCRT	SB	ENABLE5	HOME CURSOR
833A 200E1F	40	973		MVI	01, K	
833B 572580	41	974		SB	OBSTROBE	
833C A00E3F	42	975		MVI	03, K	
833D 572580	43	976		SB	OBSTROBE	CLR CRT DISPLAY
833E 87800F	44	977		SR	,	
	45	978	*			

833F	D71D80	831D	979	*	ENABLE5				
8340	214E4F	8325	980	TEST#	SB				
8341	572580	8325	981		MVI	54,K			T
8342	210E5F	8325	982		SB	OBSTROBE			
8343	572580	8325	983		MVI	45,K			E
8344	A14E3F	8325	984		SB	OBSTROBE			
8345	572580	8325	985		MVI	53,K			S
8346	214E4F	8325	986		SB	OBSTROBE			
8347	572580	8325	987		MVI	54,K			T
8348	208E3F	8325	988		SB	OBSTROBE			#
8349	572580	8325	989		MVI	23,K			SPACE
834A	D73580	8335	990		SB	OBSTROBE			TEST NUMBER X IS PRINTED
834B	575D80	835D	991		SB	SPACE			
834C	200FOF	832F	992		SB	PRTRYTE			
834D	572F80		993		NOP	,			
834E	87800F		994		SB	CRLF			
			995		SR	,			
			996	*					
			997	*					
834F	D71D80	831D	998	ERROR	SB	ENABLE5			
8350	210E5F	8325	999		MVI	45,K			E
8351	572580	8325	1000		SB	OBSTROBE			
8352	214E2F	8325	1001		MVI	52,K			R
8353	572580	8325	1002		SB	OBSTROBE			
8354	214E2F	8325	1003		MVI	52,K			R
8355	572580	8325	1004		SB	OBSTROBE			O
8356	210EFF	8325	1005		MVI	4F,K			
8357	572580	8325	1006		SB	OBSTROBE			
8358	214E2F	8325	1007		MVI	52,K			R
8359	572580	8325	1008		SB	OBSTROBE			
835A	572F80	832F	1009		SB	CRLF			
835B	57BC80	83BC	1010		SB	SECI			
835C	87800F		1011		SR	,			WAIT APP. ONE SECOND FOR DISPLAY PURPOSES
			1012	*					
835D	D71D80	831D	1013	PRTRYTE	SB	ENABLE5			
835E	A00E00	8325	1014		MV	FO,K			THIS IS A ROUTINE TO PRINT FILE REC 0
835F	572580	8325	1015		SB	OBSTROBE			
8360	87800F		1016		SR	,			
			1017	*					
8361	21430F		1018	SYSPE	MVI	C'P',F3			THESE ROUTINES PRINT PARITY ERROR ADDR.
8362	21025F		1019	SYSVE	MVI	C'E',F2			
8363	2100DF		1020		MVI	C'M',F0			
8364	D71D80	831D	1021	SYSERROR	SB	ENABLE5			
8365	200E1F		1022		MVI	01,K			
8366	572580	8325	1023		SB	OBSTROBE			

8367	208E0F	91	1024	MVI	20,K
8368	A0040F	92	1025	MVI	00,F4
8369	572580	8325	1026	SPACEOUT SB	OBSTROBE
836A	98C44F	94	1027	AC,,I	F4,,F4
836B	FF6954	8369	1028	BNEH	5,F4,SPACEOUT
836C	200E1F	96	1029	MVI	01,K
836D	572580	8325	1030	SB	OBSTROBE
836E	208EAF	98	1031	MVI	C*' ,K
836F	572580	8325	1032	SB	OBSTROBE
8370	572580	8325	1033	SB	OBSTROBE
8371	572580	8325	1034	SB	OBSTROBE
8372	D73580	8335	1035	SB	SPACE
8373	A14E3F	103	1036	MVI	C'S' ,K
8374	572580	8325	1037	SB	OBSTROBE
8375	A14E9F	105	1038	MVI	C'Y' ,K
8376	572580	8325	1039	SB	OBSTROBE
8377	A14E3F	107	1040	MVI	C'S' ,K
8378	572580	8325	1041	SB	OBSTROBE
8379	214E4F	109	1042	MVI	C'T' ,K
837A	572580	8325	1043	SB	OBSTROBE
837B	210E5F	111	1044	MVI	C'E' ,K
837C	572580	8325	1045	SB	OBSTROBE
837D	A10EDF	113	1046	MVI	C'M' ,K
837E	572580	8325	1047	SB	OBSTROBE
837F	D73580	8335	1048	SB	SPACE
8380	210E5F	116	1049	MVI	C'E' ,K
8381	572580	8325	1050	SB	OBSTROBE
8382	214E2F	118	1051	MVI	C'R' ,K
8383	572580	8325	1052	SB	OBSTROBE
8384	214E2F	120	1053	MVI	C'R' ,K
8385	572580	8325	1054	SB	OBSTROBE
8386	210EFF	122	1055	MVI	C'O' ,K
8387	572580	8325	1056	SB	OBSTROBE
8388	214E2F	124	1057	MVI	C'R' ,K
8389	572580	8325	1058	SB	OBSTROBE
838A	D73580	8335	1059	SB	SPACE
838B	A08E8F	127	1060	MVI	C'(' ,K
838C	572580	8325	1061	SB	OBSTROBE
838D	A00E03	129	1062	MV	F3,K
838E	572580	8325	1063	SB	OBSTROBE
838F	200E02	131	1064	MV	F2,K
8390	572580	8325	1065	SB	OBSTROBE
8391	200E01	133	1066	MV	F1,K
8392	572580	8325	1067	SB	OBSTROBE
8393	A00E00	135	1068	MV	F0,K

8394	572580	136	1069	SB	OBSTROBE
8395	D73580	137	1070	SB	SPACE
8396	200009	138	1071	MV	PH,FO
8397	D7A680	139	1072	SB	PRTBITE
8398	A00008	140	1073	MV	PL,FO
8399	D7A680	141	1074	SB	PRTBITE
839A	208E9F	142	1075	MVI	C'),K
839B	572580	143	1076	SB	OBSTROBE
839C	D73580	144	1077	SB	SPACE
839D	208EAF	145	1078	MVI	C'*,K
839E	572580	146	1079	SB	OBSTROBE
839F	572580	147	1080	SB	OBSTROBE
83A0	572580	148	1081	SB	OBSTROBE
83A1	DF2F80	149	1082	B	CRLF
		150	1083 *		
		151	1084 *		
83A2	4BA421	152	1085	PRTBITI	F2,F1,*+2
83A3	AC0272	153	1086	AI	07,F2,F2
83A4	200E02	154	1087	MV	F2,K
83A5	DF2580	155	1088	B	OBSTROBE
83A6	A0C19F	156	1089	PRTBITE	39,F1
83A7	20C30F	157	1090	MVI	30,F3
83A8	8C4203	158	1091	SHHH	FO,F3,F2
83A9	57A280	159	1092	SB	PRTBITI
83AA	084203	160	1093	SHHL	FO,F3,F2
83AB	DFA280	161	1094	B	PRTBITI
		162	1095 *		
		163	1096 *		
83AC	8D800F	164	1097	PE24	TSP
83AD	800FFF	165	1098	OR	FAILING ADDR TO PC'S
83AE	21013F	166	1099	MVI	DECREMENT ADDR BY 1
83AF	576180	167	1100	SB	SET UP F1 TO PRINT OUT "PECM"
83B0	DFB080	168	1101	B	PRINT OUT CONTROL MEM PARITY ERROR INFO
		169	1102 *		HANG HERE UNTIL RESET IS STRUCK
		170	1103 *		
83B1	0208E0	171	1104	RETURN	FIFO,PHPL
83B2	AC0818	172	1105	AI	1,PL,PL
83B3	05800F	173	1106	TPS	,
83B4	87800F	174	1107	SR	,
		175	1108 *		
		176	1109 *		
83B5	A1014F	177	1110	PE8	C'D',F1
83B6	576180	178	1111	SB	SYSPE
83B7	A20D0D	179	1112	ORI	80,SH,SH
83B8	2ACDFD	180	1113	ANDI	OBF,SH,SH

THESE ROUTINES PRINT CHARS.STORED IN FO

FAILING ADDR TO PC'S
DECREMENT ADDR BY 1
SET UP F1 TO PRINT OUT "PECM"
PRINT OUT CONTROL MEM PARITY ERROR INFO
HANG HERE UNTIL RESET IS STRUCK

SET UP F1 TO PRINT OUT "PEDM"
PRINT OUT DATA MEMORY PARITY ERROR
SET NO TRAP
CLEAR DMPE (40 BIT)

83B9	991000		LPI,R	ZERO	SET UP GOOD PARITY
83BA	29CDFD	181	ANDI	7F,SH,SH	CLEAR NO TRAP
83BB	5FBB80	182	B	*	WAIT HERE FOR RESET TO BE STRUCK
		183			
		184			
83BC	20000F	185	MVI	00,F0	CLEAR COUNT
83BD	A00E0F	186	MVI	00,K	CLEAR COUNT
83BE	AC0E1E	187	AI	1,K,K	STEP COUNT BY 1
83BF	FBC19E	188	BNEL	9,K,**2	
83C0	77C3CE	189	BEQH	0C,K,**3	CHECK FOR LOOP COUNT = 200 DECIMAL
83C1	57C880	190	SB	DELAY50	DELAY 50 MICRO-SECONDS
83C2	5FBE80	191	B	WAIT1	REPEAT LOOP
83C3	AC0010	192	AI	1,F0,F0	STEP COUNT BY 1
83C4	7BC6B0	193	BNEL	0B,F0,**2	
83C5	F7C710	194	BEQH	1,F0,**2	CHECK FOR LOOP COUNT = 25 DECIMAL
83C6	5FBD80	195	B	RESTR	EXECUTE WAIT1 LOOP AGAIN
83C7	87800F	196	SR		RETURN
83C8	571F80	197	SB	DELAY50	
83C9	571F80	198	SB	DELAY10	
83CA	571F80	199	SB	DELAY10	
83CB	571F80	200	SB	DELAY10	
83CC	571F80	201	SB	DELAY10	
83CD	87800F	202	SR		
		203			
		204	EQU	0000	WRITE 00 AT LOCATION 0000
83CE	992000	205	LPI,W1	ZERO	WRITE 00 AT LOCATION 0001
83CF	193000	206	LPI,W2	ZERO	READ LOCATIONS 0000/0001
83D0	991000	207	LPI,R	ZERO	SET NO TRAP AND 40 BITS OFF
83D1	A8CDFD	208	ANDI	3F,SH,SH	RETURN
83D2	87800F	209	SR		
		210			
		211			
		212			

6/1/78

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 4 NO. OF SYMBOLS = 77 OVERFLOWS = 75

SYMBOL	VALUE	DEFN	REFERENCES
CRLF	832F	0958	0225 0994 1009 1082
DELAY10	831F	0936	1130 1131 1132 1133 1134
DELAY5	8320	0937	0936 0945 0947
DELAY50	83C8	1130	1123
ENABLE	831E	0935	0007
ENABLE5	831D	0934	0952 0958 0966 0972 0980 0998 1013 1021
ERROR	834F	0998	0267 0306 0349 0388 0435 0483 0531 0568 0627 0710 0734 0799 0864 0927
ERROR0	80E1	0267	0234 0235 0237 0238 0240 0241 0243 0244 0246 0247 0249 0250 0252 0253 0254 0256 0257 0259 0260
ERROR1	8103	0306	0262 0263
ERROR2	8125	0349	0277 0278 0280 0281 0283 0284 0286 0287 0289 0290 0292 0293 0295 0296 0298 0299 0301 0302
ERROR3	8147	0388	0320 0321 0323 0324 0326 0327 0329 0330 0332 0333 0335 0336 0338 0339 0341 0342 0344 0345
ERROR4	8171	0435	0359 0360 0362 0363 0365 0366 0368 0369 0371 0372 0374 0375 0377 0378 0380 0381 0383 0384
ERROR5	819C	0483	0400 0401 0403 0404 0406 0407 0409 0410 0412 0413 0415 0416 0418 0419 0421 0422 0426 0427 0430
ERROR6	81C7	0531	0431
ERROR7	81E7	0568	0446 0447 0450 0451 0454 0455 0458 0459 0462 0463 0466 0467 0470 0471 0474 0475 0478 0479
ERROR8	821D	0627	0494 0495 0498 0499 0502 0503 0506 0507 0510 0511 0514 0515 0518 0519 0522 0523 0526 0527
ERROR9	8263	0710	0543 0544 0547 0548 0551 0552 0555 0556 0559 0560 0563 0564 0586
ERRORA	8276	0734	0584 0589 0591 0594 0596 0599 0601 0604 0606 0614 0615 0617 0620 0622 0623
ERRORB	82AE	0799	0636 0638 0640 0642 0644 0646 0656 0657 0659 0668 0669 0671 0676 0677 0679 0688 0689 0690 0694
ERRORC	82DF	0864	0695 0697 0702 0703 0705
ERRORD	8319	0927	0722 0723 0725 0727 0730
INCRF3	8313	0918	0756 0775 0776 0778 0779 0791 0792 0794 0795
INCRK	830A	0909	0810 0812 0814 0816 0820 0822 0824 0828 0830 0832 0834 0838 0840 0844 0846 0848 0850 0854 0856
INCRPC	8315	0920	0858
INCRPH	82FC	0895	0910 0911 0912 0913
INCRPL	82F7	0890	0916
INIT	8329	0950	0903
INITCRT	8339	0972	0917
INITIAL1	8041	0076	0892
INITIAL2	8050	0094	0878
INITIAL3	805B	0108	0070 0931
INITIAL4	8069	0125	0081 0082 0087 0088
INITIAL5	8077	0142	0097 0098 0101 0102
INITIAL6	8084	0158	0113 0114 0118 0119
INITIAL7	808F	0172	0130 0131 0135 0136
INITIAL8	80A2	0194	0147 0148 0151 0152
			0163 0166
			0177 0180 0181 0184 0185 0188
			0199 0200 0204 0205

SYMBOL	VALUE	DEFN	REFERENCES
INITIAL9	80B0	0211	0216 0217 0221 0222
LOOPADD	82EB	0878	0894 0898
LOOPB	827E	0745	0750
LOOPBR	8287	0754	0760
OBSTROBE	8325	0944	0072 0090 0104 0121 0138 0154 0168 0190 0207 0224 0954 0960 0962 0968 0974 0976 0982 0984 0986 0988 0990 1000 1002 1004 1006 1008 1015 1023 1026 1030 1032 1033 1034 1037 1039 1041 1043 1045 1047 1050 1052 1054 1056 1058 1061 1063 1065 1067 1069 1076 1079 1080 1081 1088
PE24	83AC	1097	0002
PE8	83B5	1110	0004
PRTBIT1	83A2	1085	1092 1094
PRTBITE	83A6	1089	1072 1074
PRTBYTE	835D	1013	0992
READCM	8304	0903	0922
RESTART	831B	0931	0919 0926
RESTRT	83BD	1119	1128
RETURN	83B1	1104	
SECI	83BC	1118	1010
SFTPAR	83CE	1138	0739
SPACE	8335	0966	0991 1035 1048 1059 1070 1077
SPACEOUT	8369	1026	1028
START	8010	0021	0003 0009 0016 0025 0027 0029 0031 0033 0035 0037 0039
START1	8023	0043	0044 0046 0048 0050 0051 0053 0055 0057 0060 0063 0065 0066 0068
SYSERROR	8364	1021	
SYSPE	8361	1018	1100 1111
SYSVE	8362	1019	
TEST#	833F	0980	
TESTO	80BF	0231	0232 0274 0317 0356 0395 0442 0490 0538 0575 0634 0717 0741 0804 0870 0269 0932
TEST1	80E4	0273	0264 0308
TEST2	8106	0316	0303 0351
TEST3	8128	0355	0346 0390
TEST4	814A	0394	0385 0437
TEST5	8174	0441	0432 0485
TEST6	819F	0489	0480 0533
TEST7	81CA	0537	0528 0570
TEST8	81EA	0574	0565 0628
TEST9	821F	0633	0624 0712
TESTA	8266	0716	0707 0735
TESTB	8278	0739	0731 0800
TESTC	8280	0803	0796 0866
TESTD	82E2	0869	0861 0928
WAIT1	83BE	1120	1124
WAIT2	83C3	1125	
ZERO	0000	1137	1114 1138 1139 1140

