

CARD LOCATION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Signals	8 - Bit ROM's		8 - Bit RAMS 6307				Mem-C 6308	TEST	20 - Bit ROM's (6321)				Regs. (6309)	ALU 6310	I/O Con 6311	I/O COMMON BUS				
\overline{A}_4	11 ₁	11 ₁	11 ₁	11 ₁	11 ₁	11 ₁	4 ₁													
\overline{A}_5	8 ₁	8 ₁	8 ₁	8 ₁	8 ₁	8 ₁	12 ₁													
\overline{A}_6	H ₁	H ₁	H ₁	H ₁	H ₁	H ₁	S ₂													
\overline{A}_7	5 ₁	5 ₁	5 ₁	5 ₁	5 ₁	5 ₁	R ₁													
\overline{A}_8	6 ₁	6 ₁	6 ₁	6 ₁	6 ₁	6 ₁	N ₁													
\overline{A}_9	7 ₁	7 ₁	7 ₁	7 ₁	7 ₁	7 ₁	J ₃													
\overline{A}_{10}	10 ₁	10 ₁	10 ₁	10 ₁	10 ₁	10 ₁	15 ₁													
\overline{A}_{11}	13 ₁	13 ₁	13 ₁	13 ₁	13 ₁	13 ₁	P ₁													
\overline{A}							8 ₃						D ₁							
$\overline{A}BS$														M ₁	J ₁	J ₁	J ₁	J ₁	J ₁	J ₁
$\overline{A}B1$														D ₁	D ₁	D ₁	D ₁	D ₁	D ₁	D ₁
$\overline{A}B2$														5 ₁	5 ₁	5 ₁	5 ₁	5 ₁	5 ₁	5 ₁
$\overline{A}B3$														6 ₁	6 ₁	6 ₁	6 ₁	6 ₁	6 ₁	6 ₁
$\overline{A}B4$														E ₁	E ₁	E ₁	E ₁	E ₁	E ₁	E ₁
$\overline{A}B5$														J ₃	F ₁	F ₁	F ₁	F ₁	F ₁	F ₁
$\overline{A}B6$														L ₃						
$\overline{A}B7$														M ₃						
$\overline{A}B8$														15 ₃						

MODEL 2200 WIRING LIST

CARD LOCATION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Signals	8 - Bit ROM's		8 - Bit RAMS 6307				Mem-C 6308	TEST	20 - Bit ROM's (6321)				Regs. (6309)	ALU 6310	I/O Con 6311	I/O COMMON BUS					
AT1							S ₃					9 ₂		14 ₂							
AT2												1 ₂		1 ₂							
AT3												A ₂		A ₂							
AT4												2 ₂		2 ₂							
B							K ₃							D ₂							
b-1														A ₁	A ₁						
b-2														7 ₁	7 ₁						
b-4														1 ₁	1 ₁						
BI1														1 ₂	6 ₂						
BI2														C ₂	5 ₂						
BI4														2 ₂	15 ₂						
BI8														5 ₂	P ₁						
BRH														H ₃	H ₃						
\overline{BRL}														6 ₃	6 ₃						
\overline{CBS}															5 ₃	5 ₃	5 ₃	5 ₃	5 ₃	5 ₃	5 ₃
\overline{CG}														R ₁	R ₁	R ₁					

CARD LOCATION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Signals	8 - Bit ROM's		8 - Bit RAMS 6307				Mem-C 6308	TEST	20 - Bit ROM's (6321)			Regs. (6309)	ALU 6310	I/O Con 6311	I/O COMMON BUS					
L5									13 ₁	13 ₁	13 ₁									
L6									S ₁	S ₁	S ₁									
L7									A ₂	A ₂	A ₂									
L8									12 ₁	12 ₁	12 ₁									
L9									8 ₁	8 ₁	8 ₁									
L10									9 ₁	9 ₁	9 ₁									
L11									L ₁	L ₁	L ₁									
L12									13 ₂	13 ₂	13 ₂									
L13									14 ₂	14 ₂	14 ₂									
L14									12 ₂	12 ₂	12 ₂									
L15									S ₂	S ₂	S ₂									
L16									4 ₂	4 ₂	4 ₂									
L17									5 ₂	5 ₂	5 ₂									
L18									7 ₂	7 ₂	7 ₂									
L19									9 ₂	9 ₂	9 ₂									
\overline{MER}		1					11 ₃					5 ₃	2 ₃	2 ₃						
\overline{MERO}							F ₃					D ₂		D ₂						
MNC														14 ₁						
MNO														13 ₁						
\overline{MOT}							6 ₃						14 ₂							

CARD LOCATION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Signals	8 - Bit ROM's		8 - Bit RAMS 6307				Mem-C 6308	TEST	20 - Bit ROM's (6321)			Regs. (6309)	ALU 6310	I/O Con 6311	I/O COMMON BUS					
$\overline{MS1}$						14 ₁	E ₃													
$\overline{MS2}$					14 ₁		D ₃													
$\overline{MS3}$				14 ₁			4 ₃													
$\overline{MS4}$			14 ₁				14 ₁													
\overline{MTF}							L ₃						13 ₂							
$\overline{MX5}$							M ₃						5 ₃							
\overline{OBS}														L ₁	H ₁	H ₁	H ₁	H ₁	H ₁	H ₁
$\overline{OB1}$								12 ₂						A ₃	A ₃	A ₃	A ₃	A ₃	A ₃	A ₃
$\overline{OB2}$								D ₂						B ₃	B ₃	B ₃	B ₃	B ₃	B ₃	B ₃
$\overline{OB3}$								E ₂						C ₃	C ₃	C ₃	C ₃	C ₃	C ₃	C ₃
$\overline{OB4}$								13 ₂						D ₃	D ₃	D ₃	D ₃	D ₃	D ₃	D ₃
$\overline{OB5}$								4 ₁						J ₃	J ₃	J ₃	J ₃	J ₃	J ₃	J ₃
$\overline{OB6}$								D ₃						H ₃	H ₃	H ₃	H ₃	H ₃	H ₃	H ₃
$\overline{OB7}$								3 ₃						F ₃	F ₃	F ₃	F ₃	F ₃	F ₃	F ₃
$\overline{OB8}$								E ₃						E ₃	E ₃	E ₃	E ₃	E ₃	E ₃	E ₃
PCG													L ₂	L ₂						
PNC														9 ₁						
PNO														10 ₁						

CARD LOCATION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Signals	8 - Bit ROM's		8 - Bit RAMS 6307				Mem-C 6308	TEST	20 - Bit ROM's (6321)			Regs. (6399)	ALU 6310	I/O Con 6311	I/O COMMON BUS						
\overline{PRMS}														11 ₂	3 ₃	3 ₃	3 ₃	3 ₃	3 ₃	3 ₃	
$\overline{Q_1}$	B ₃	B ₃	B ₃	B ₃	B ₃	B ₃	A ₃														
$\overline{Q_2}$	C ₃	C ₃	C ₃	C ₃	C ₃	C ₃	B ₂														
\overline{RESET}	A ₃	A ₃	A ₃	A ₃	A ₂	A ₃	5 ₃														
\overline{RB}														K ₃	K ₃	K ₃	K ₃	K ₃	K ₃	K ₃	
\overline{RTT}												F ₃		12 ₁							
\overline{REF}	N ₁	N ₁	N ₁	N ₁	N ₁	N ₁	9 ₃														
R ₀								4 ₃	4 ₃	4 ₃	4 ₃	12 ₂	12 ₂	12 ₂							
R ₁								5 ₃	5 ₃	5 ₃	5 ₃	1 ₃	1 ₃	1 ₃							
R ₂								7 ₃	7 ₃	7 ₃	7 ₃	10 ₂	K ₂	R ₂							
R ₃								H ₃	H ₃	H ₃	H ₃	M ₂	M ₂	N ₂							
R ₄								14 ₁	14 ₁	14 ₁	14 ₁	15 ₂	15 ₂	P ₃							
R ₅								R ₁	R ₁	R ₁	R ₁	B ₃	B ₃	6 ₃							
R ₆								15 ₁	15 ₁	15 ₁	15 ₁	H ₂	H ₂	H ₂							
R ₇								K ₁	K ₁	K ₁	K ₁	P ₂	P ₂	P ₂							
R ₈							1 ₁	10 ₁	10 ₁	10 ₁	10 ₁	14 ₂									
R ₉							2 ₁	11 ₁	11 ₁	11 ₁	11 ₁	2 ₃									
R ₁₀								M ₁	M ₁	M ₁	M ₁	J ₂	J ₂								
R ₁₁								N ₁	N ₁	N ₁	N ₁	N ₂	11 ₂								

CARD LOCATION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Signals	8 - Bit ROM's		8 - Bit RAMS 6307				Mem-C 6308	TEST	20 - Bit ROM's (6321)				Regs. (6309)	ALU 6310	I/O Con 6311	I/O COMMON BUS					
R12								R ₂	R ₂	R ₂	R ₂	S ₂	S ₂								
R13								15 ₂	15 ₂	15 ₂	15 ₂	3 ₃	3 ₃								
R14								F ₃	F ₃	F ₃	F ₃	F ₂	F ₂	F ₂							
R15								1 ₃	1 ₃	1 ₃	1 ₃	R ₂	R ₂								
R16								6 ₂	6 ₂	6 ₂	6 ₂		9 ₃								
R17								8 ₂	8 ₂	8 ₂	8 ₂		F ₃								
R18								10 ₂	10 ₂	10 ₂	10 ₂		M ₃								
R19							A ₁	11 ₂	11 ₂	11 ₂	11 ₂		C ₃								
REL	M ₁	M ₁	M ₁	M ₁	M ₁	M ₁	N ₃														
SB												C ₂	12 ₃								
SR												F ₂	F ₂								
STIT													J ₃	8 ₃							
ST1-0								2 ₃					N ₃	N ₃							
ST1-3							10 ₃	S ₃						3 ₁							
ST3-3							3 ₁	D ₁						2 ₁							
TFF							15 ₂	S ₂													
TIP												S ₁	S ₁								
TMP												P ₁	P ₁								
TPI												N ₁	N ₂								

