## 2336 DW

### BASIC THEORY OF OPERATIONS

HM-69

Peter LaFauci March 31, 1983

# TABLE OF CONTENTS

		Page
L.	THE Z80 CPU	1
2.	MEMORY	1
3.	CRT CONTROL	2
4.	COMMUNICATIONS	5
5.	KEYBOARD	6
6.	STATUS REGISTER	7
7.	ERROR ALARM	8
8.	I/O CONTROL	8
9.	PRINTER	9
.0	CONTROLS REGISTER	9



#### 1. THE Z80 CPU

Clock Frequency - 2.175 MHZ; T cycle - 460 ns

Interrupts - Vectored (Z80 mode 2)
- Priority

- 1. Receiver Ready
- 2. Transmitter Ready
- 3. CTC CH 2
- 4. CTC CH 3
- 5. Keyboard Character Available
- 6. Printer Acknowledge

#### 2. MEMORY

Workstation main memory is divided into three basic sections:

PROM, 8K bytes RAM, 2K bytes CRT RAM, 4K bytes

CRT RAM is further divided into two sections:

Character Code (2K bytes)
Display & Forms Control (2K bytes)

CRT RAM is addressed by the Z80 as two separate sections, but when operating with the CRT display it is merged into one section of 2K words by 16 bits.

The CRT RAM is mapped to the display screen, i.e., a character is addressed according to its row and column position on the display screen. Address assignment is as follows:

MSB :A15:A14:A13:A12:	A11!A10!A	A9!A8!A7!A6!.	A5!A4!A3!A2!	A1:A0
		: : :		
CRT RAM = 011 Row Address (18 max.) Character Code = 0	!		:	•
Display Control = 1 Column (80 max.)		••••••••••••••••••••••••••••••••••••••		



### Memory Address Table

'Erom'	TO	D	-17	MCDIATE	7										
· L L OIL	10	bytes	3 • (	W2R/MI2	: 4	114	<u> </u>	_:	A12	:	AT1	!	A10	!	A7
<u> </u>			!		!			1		1		1		T	
:0000:	lfff:	8K	T	0	Ţ	0	. 0	÷	v	÷	v	÷	· ·	÷	17
:4000!	47FF	2K	Ţ	0	÷	1	, ,	÷	<del></del>	÷	- A	÷	<del>^</del> -	÷	<u> </u>
:6X00!	7X4F	2 8 *	÷		÷	1	1 1	÷	<u> </u>	÷	<u> </u>	÷	<u>X</u>	÷	X
					<del>: -</del>	+ -	<u> </u>	÷	<u>X</u>	÷	X	÷	<u> X</u>	<u>:</u>	0
1 1	AUE	28"	•	U	•	Т ;		•	X	:	X	:	Χ.	!	1
	0000 4000 6x00	:0000:1FFF: :4000:47FF:	.0000.1FFF: 8K .4000.47FF: 2K .6X00.7X4F: 2K*	.0000 1FFF 8K	.0000 1 F F : 8 K : 0 .4000 4 7 F F : 2 K : 0 .6 X 0 0 : 7 X 4 F : 2 K * : 0	.0000.1FFF. 8K 0 .4000.47FF. 2K 0 .6X00.7X4F. 2K* 0	10000 1 1 5 5 1 8 K	.0000.1FFF: 8K	10000 1FFF 8K 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10000 1FFF 8K 0 0 0 X 14000 47FF 2K 0 1 0 X 16X00 7X4F 2K* 0 1 1 X	10000 1FFF 8K 0 0 0 X 1 1 0 X 1 1 1 X 1 1 1 1 X 1 1 1 1	10000 1 1 F F F 1 8 K	10000 1 1 F F 1 8 K	10000 1FFF 8K 0 0 0 X X X X X 4000 47FF 2K 0 1 0 X X X X X 16X00 7X4F 2K* 0 1 1 1 X X X	14000!47FF! 2K

<sup>\*</sup> Character Row & Column Addresses are mapped into 2K bytes. Memory addressing is organized as even pages (128 bytes/page) for the Character Code rows, and the odd pages for the Display Control rows.

### 3. CRI CONTROL

This section controls the presentation of video data, stored in CRT RAM, to the CRT Monitor. The RAM is organized as 2K words of 15 bits.

The lower byte is the CRT character code portion and has the following bit assignment:

MSB	D7.D6.D5.D4.	D3!D2!D1!D0!	LSB
Underscore/Upper PROM Character Code	_: :	!	

Note: The D7 bit will normally cause the character to be displayed with an underline. If a jumper is loaded on the poard this bit will select the upper character set PROM.

The upper byte is the CRT Display & Forms Control portion and has the following bit assignments:

Character Set Graphics Inverse Video Blink HI Intensity	! <u>D7!D6</u>	-:	 !	!	!	!	
Upper Character Set  Left Horizontal  Vertical Line  Right Horizontal Line			_:	_:	-: -:	: : :	C

Note: The 25th line on the display can only display a left and/or right horizontal line, no character can be displayed.

Underscore is used to underline a character; it should not be used as part of the box graphics.

Upper Character Set is used to indicate that the character code should be decoded as the upper 128 character set. This set is optional and is used for special characters and/or extended box graphics.

Note: Character Set Graphics is used to indicate to the hardware that the displayed character is graphic and it must fill in the dots between characters.

The heart of the CRT Control Circuitry is the CRI Video Time-Controller (VIAC) integrated circuit. The VTAC contains the major portion of the logic required to generate the timing signals necessary to present video data on the CRT monitor.

The VTAC must, however, be initialized after power on and before anything is displayed. The following output commands must be executed to initialize the VTAC:

: 1/0 :	Output Data	!
Address !	(Hex)	: Function
'40'	'63'	Horizontal Character Count (=100)
'41'	'26'	Mode (non-interlaced) Hor. Sync Width (=4) Hor. Sync Delay (=6)
'42'	'55' ·	Scans/Data Row (=11) (1) Character/Data Row (=80)
1431	'97'	Skew bits (=1) Data/Row Frame (=24) (3
1441	'11'	Scans/Frame (=290) (2)
'45'	'19'	Vertical Data Start (=25)
'46'	'17'	Last Displayed Data Row (=24) (3)

Note: All the above parameters can be changed at any time during operation. To insure a 'clean' display, a 'blank screen' command (see next paragraph) should first be executed.

- 1. Output Data = '5D' for 50 HZ operation (Scans/Data Row = 12)
- 2. Output Data = '2B' for 50 HZ operation (Scans/Frame = 342)
- 3. When 25 lines are required, I/O address '-3' should have a date value of 98 and address '46' a value of 18.



The VIAC provides the following I/O Commands:

Address	! CPU I/O	! Function	
! '48' !	Input	Read Cursor Row Address	Cursor address
'49' !	Input	Read Cursor Column Address	is placed on Data bus LSB justified
' '4A'	Output	Blank Screen Reset VTAC	Justified
'48'	Output	Up Scroll (see next paragrap	h)
'4C'	Output	Load Cursor Column Address	Cursor address
'4D'	Output	Load Cursor Row Address	is read from Data Bus LSB
4E'	Output	Unblank Screen	justified

Scrolling without the need to shift the entire CRT RAM is provided by the 'Up Scroll' and 'Last Displayed Data Row' commands. When scrolling, software must maintain a last displayed data row count as a memory pointer. Upward scrolling is accomplished by issuing an 'up scroll' command, or loading the incremented data row count, then changing the data of the last displayed data row. When downward scrolling, the decremented data row count is loaded, then the previous last displayed data row data is changed. The data row count must be modulo 24 when using this scrolling method. Therefore, the horizontal line graphics in the 25th row cannot be used.



#### 4. COMMUNICATIONS

The workstation communicates with the MVP CPU via the standard 2236 async protocol. The terminal may be located up to 2000 ft. away from the MXD terminal controller. The data is transferred to the UART chip via an OUT '7X' (the low value address lines do not play a role in the chip select). The incoming data is input from the UART chip via an IN '7X'. The UART chip supplies the Z80 CPU with the following status information:

STATUS	LOCATION	ACTIVE
TRANSMITTER REGISTER EMPTY  JART ERROR (Framing, parity, or overrun)  RECEIVER READY  TRANSMITTER BUFFER READY	STATUS REG D4 STATUS REG D0 STATUS REG D5 STATUS REG D7	1 0 0

Receiver ready and transmitter buffer ready also go to channels 0 and 1 of the CTC so that they can cause interrupts when they become active (both go active low.)

There is a five switch, switch bank that also provides control to the communications logic. The low order three switches determine the baud rate selected (they are status bits D3, D2, and D1.) The fourth switch selects the word length (0 indicates seven data bits, 1 indicates eight data bits), the switch is readable as bit D5 of the PIO channel B. The fifth switch controls even or odd parity (on is odd parity, off is even).

The request to send signal is equal to the value in bit D7 of the PIO channel B, also the PIO channel B bit D4 is used to enable or disable parity checking/generation at the UART (1 enables parity.)



### 5. KEYBOARD

Keyboard data is input thru the Z80-PIO chip port A; I/O device address

The key code is presented in complemented binary coded X and Y coordinates as follows;

KBD Input Data From	D7'D6'D	5!D4!D3!D	2.D1.D0
I/O Device Address '30'	! !	! !	:
Shift Key Depressed	_:	! !	1
Complemented X Coordinate Complemented Y Coordinate	Code	•	

Keyboard control is handled thru the I/O Control Port (Z80-PIO port B), I/O device address '31', as follows:

KBD Control 1/0 Device SHIFT LOCK	Address '31'	D7:D6:D5:D4:D3:D2:D1:D	<u>o</u> :
Repeat Key	Held Down		

Repeat Key held down indicates an auto repeat key is depressed. Keyboard clicker is activated by OUT '2X' with DO on.

Repeat key timing is controlled by the Z80-CTC channel 3, I/O device address '13'.

when a repeat key is detected, a time constant of 19 is loaded (304 ms, each interval = 16 ms). CTG Channel 3 is set to counter mode (negative edge decrement, interrupt vector already loaded). When the interrupt occurs, the 'Repeat Key held Down' input bit is tested, and if 'l' the KeyCode is read from port A again. The time constant is now set to 8 (128 ms) for each successive character until the 'Repeat Key Held Down' input bit is returned to '0'.

COLLEGE

#### 6. STATUS REGISTER

The status register,  $I/\Im$  device address '60' is used to detect the following workstation status bits:

Status Register I/O Device Address '60'	: <u>D</u> 7	<u>:D</u> 6	<u>.D</u> 5	<u>:D</u> 4	!D3!D	2:D1	<u>D</u> 0:
TRANSMITTER READY	_:	: : -:	!	!			!
RECEIVER READY TRANSMITTER EMPTY			_:	!		•	:
BAUD RATE SELECT URATE ERROR							!
							•

D/ will be zero if the transmitter buffer is empty and the data set is ready and the clear to send signal at the modem interface is active.

D6 will be zero if the unit is to operate at 50 HZ.

05 will be zero if the receiver buffer is full.

D4 will be one if the transmitter register is empty.

03-01 will represent the baud rate selected by the baud rate switches. The following table describes their meaning.

<u>D3</u>	<u>D2</u>	<u>D1</u>	Baud Rate	L				
C	В	A		•				•
0	0	0	300					::
0.	0	1	600					
0	1	0	1200					
. 0	1	1	2400					
1	0	0	4800					
1	0	1	9600					
1	1	0	19200					
1	1	1	[19200]	Burn	In	Self	Test	Position

DO will be zero if there is an UART error (parity error, overrun error, or framing error).



#### 7. ERROR ALARM

The error alarm is activated by OUT '2X' with D1 on.

#### 8. I/O CONTROL

This section reviews the bit assignments presented in previous sections for the I/O Control Port (Z80-PIO port B), I/O device address '31'.

I/O Control	:D7	.D6	.D5	.D4	<b>!</b> D3	.D2	:D1	:D0
I/O Device Address '31'	!				:			
	!	!		!	!	!	!	!
REQUEST TO SEND	!	!	•	:	!	!	!	!
EVEN/OUD PARITY		:	!	!	!	!	!	!
WORD LENGTH		-	:	!	•	i	•	į
PARITY ENABLE			_		į	į	•	į
PRINTER ACKNOWLEDGE (Input)								
UPPERCASE ONLY							į	
SHIFT LOCK (Input)								
REPEAT KEY HOLD DOWN (Ing	out)						-	į

Note: D5 will be a one if 8-bit data is selected, a zero for 7 bit data.

D6 will be a one if even parity is selected.

Before I/O operations can begin, PIO port B must be initialized. The following information is output to the port B control, address '33'.

Set interrupt vector

Set mode to control (mode 3)

Set bits D7 and D4 to outputs and set D6, D5, D3, D2, and D0 to inputs.

Set for high state interrupt (Interrupt Control Word)
Set Interrupt Mask to allow the Printer Acknowledge interrupt (bit D3 = '0', all others = '1').

#### 9. PRINTER

Print data is output to a 1 byte buffer register, I/O device address '50'. Each time a byte is loaded, the hardware generates a data strobe to the printer.

Printer Acknowledge is returned from the printer each time it receives a character. The I/O control port (Z80-PIO port B) detects the acknowledge and generates a vectored interrupt (see section 10).

### 10. CONTROLS REGISTER


fhere is one control register that is used to control some terminal I/O functions. The register is write only and its bit meanings are described below.

BIT	MEANING
DO	Sound the Keyboard Clicker
D1	Sound the Audio Alarm
D2 ··	Stop Cursor from Blinking
D3	Start Cursor Blinking
<sup>-</sup> D4	Allow CRT Writes Only on Horizontal Retrace
D5	Allow CRT Writes at any Time

The data value is entered into the control register by an OUT '2X'.

### I/O Address Table

function	DEVICE	HEX ADDRESS (MSBA7-LSBA0)
Receiver Ready	Z80-CTC Channel 0	'10'
Fransmitter Ready	Z80-CTC Channel 1	'11'
Counter/Fimer	Z80-CTC Channel 2	'12'
Counter/fimer	Z80-CTC Channel 3	'13'
Control Register	Special I/O	'2X'
I/O Control	Z80-PIO Data	'31'
·	Port B Port Control	'33'
Keyboard Data	Z80-PIO Data	'30'
	Port A Port Control	'32'
CRT Control	VIAC	'4X'
Printer Data	Output Register	'50'
Status	Input Register	'60'



### 2200 Teranice Preferre -

Termonex sonows FE every 55005 to Cris.
Termoned and Slave (204) Points, sinds F8F9 every 55001 to cris

Termmal sends & FA as flow control Stop, F8 to require
Termmal sends FB as flow control Stop as/spector, F9 to resume.

FDIS

FD 19 FDIA

24 25

Cent =	DCZ or Hex 12	
SF 0 =	FD 00	Z7 FO iB
5F11 =	FD OI	28 FD /C
SF12 =	FD CZ	'29 FD (D
SF13 =	FD 03	'30 FD 1 E
5714=	FD OF	13 ( FD /F
5	FD 05	
6	FD 06	Evase = E5
	FD 07	CPU gives us 05 in return
	FD 63	,
	20 09	
l C:	FDOA	Edit = BD
11	FDOB	collques FBFC or FBF8 in refuse
53	FDOC	,
13	FDCD	Halt = 13
14	FDCE	
15	FDCF	Clear = FD81
16	FDIC	
17	FDII	Load = FDAI .
18	FDIZ	•
19	FD13	Pur = F082
7-C	FD14	
21	FD 15	Continue - FD 84
22	FDIG	
7.3	FD 17	FN = FN 7E