SPECIAL PRODUCT 9036


Introduction

The 9036B buffered interface is designed to be upwardly compatible (functionally) with the 2250 8-bit parallel interface. The main feature/difference being that the 9036B is programmable to an 8 or 16 bit wide input with selectable buffer size and an 8 or 16 bit wide output with selectable buffer size. Also, the number of control output lines (COB's) is 8 VS 4 on the 2250.

Programming

The 9036B uses a control Word to select word length and buffer size. After initial power on or a reset the status word will be Hex (OF), indicating that the interface is looking for a control word. Control is accomplished through the use of \$GIO statements of the form:

h₃h₄ Bit Position



NOTES:

- 1. Control WD #1 is for Data Transfers from the CPU to the external Device.
- Control WD #2 is for Data Transfers from the external device to the CPU.
- 3. Total combined buffer size cannot exceed 12K. The maximum combination is 8K in, 4K out or 4K in, 8K out.

Example: \$GIO/265 (4406 4487, A\$)

Hex (06) = Control WD #1
256 Bytes Buffer
8 Bits Wide Output

* A one (1) in the reset position of either control word will cause the 9036B to issue a 1.2 us PRMS strobe to the external device, and to clear its own memory requiring that new control words be sent. Pressing the reset button on the CPU has the same result except that the PRMS strobe is 5 us long.

Status

The current status of the 9036B is obtaining by using a \$GIO statment of the form:

\$GIO/264 (7601, A\$)

Byte 1 of A\$, (STR (A\$, 1,1)), is the status.

Bit Position

- 10 1 = OBS strobe waiting. The 9036B hasn't processed the last data transfer from the CPU.
- 20 1 = CPU Busy. The 9036B has data to transfer to the CPU but the CPU is busy.
- 40 l = Device not ready. The 9036B has data to transfer to the device but the device is busy
- 80 l = Device hasn't accepted the last data transfer. No ACK has been received.

When the device is first powered or after a reset, the status word will be Hex (OF). This indicates that the device is looking for both control words. A status of Hex (OB) indicates waiting on control WD #2, while Hex (OE) indicates waiting on control WD #1. A status of Hex (OA) indicates that the device is ready to go.

Addressing

As in the 2250 the 9036B uses 2 sequential addresses. The even address (264) is used for outputting data & for inputting status. The odd address (265) is used inputting data and for outputting the control word.

Data

Data can be brought into the CPU via the following statements:

- 1. \$GIO
- 2. KEYIN
- 3. INPUT
- Dataload BT/6 Not for VP or MVP


Data can be sent from the CPU by using:

- 1. \$GIO
- Data Save BT

The control BUS (COB1-COB8) is loaded by using a \$GIO statement of the Form:

where h_3 h_4 is the BYTE to be loaded or

where h₃ points to the BYTE in A\$ to be loaded.



SIGNAL MNEMONICS AND DESCRIPTION

A. INPUT CONTROL SIGNALS

IBS

Input Strobe - A strobe received from an external device, indicating that data is available on IBI - IBI6, or IBI - IBI6, and the optional ENDI level.

Data is latched in on the leading edge of the strobe.

IB1-IB16

Input Data (Buffered) - 8 or 16 bits from external device. These levels must be available at the leading edge of the IBS Strobe.

END1

End-of-input or special-control level - an optional input level received from an external device. High (Logic "1", or open) = standard data, Low (Logic "0")= Special Byte.

Some BASIC statements are designed to test the buffered END I level and execute alternate procedures if the level is low. If used, the level must be available at the leading edge of the IBS strobe.

CPB

CPU Ready/Busy - High Level (Logic "1") indicates two conditions: 1) CPU awaiting input, and 2) interface enabled. This signal is not necessary when the 9036 is in the buffered mode, and should not be used in MVP applications.

IRB Input buffer Empty/Full - this level indicates the status of the input data latch on the 9036. High (Logic "1") = Empty, Low (Logic "0") = Full

PRMS Prime output strobe. A 5 uSEC strobe generated when the reset button is pressed. (Can also be generated under program control for MVP use, see Page 2).

Generally the signal is used by peripheral devices as a reset/initialization signal.

B. OUTPUT CONTROL SIGNALS

ACK

External Device Acknowledge - This strobe resets the DORB level to high (Logic "1"), Ready. Generally, if ACK is used, Dorb is tied to RBI so that the 9036 provides its own Ready/Busy level for output operations. The leading edge of the strobe should not occur before the trailing edge of an OBS or CBS Strobe

CBS Control output strobe - A 5 uSEC output strobe produced when 1 byte of control information is strobed to the control output buffer.

COB1-COB8 Control Output Buffer - Contains the information

latched by the CBS strobe. These levels are latched
until a subsequent CBS strobe occurs.

OBS

Data output strobe - A 5 uSEC output strobe produced
by the 9036 to signify that the 8 or 16 bits in the
output buffer is valid data.

OB1 - OB16 Output Data (buffered) - 8 or 16 bits of data that is sent to the output buffer just prior to an OBS Strobe.


DORB


Data output buffer Empty/Full - this level is set

low (Logic "0", Full) when an OBS or CBS strobe

sends data to the output latches. Reset high (Logic
"1", Empty) when the ACK Strobe, rising edge, is
received from the external device.

RBI External Device Ready/Busy - Level high (Logic "1" Ready) indicates that the device is ready to receive output from the 9036/2200 system. Level low (Logic "0" Busy) indicates that the device is not ready to receive data. This level should be set to low (Logic "0", Busy) by the external device within 2 USEC of the trailing edge of an OBS or CBS strobe, otherwise a second strobe may result from one ready level.





PG 10