


# Customer Engineering Division

J. Carter Thompson  
326 Ilimano St.  
Kailua, HI 96734



DIAGNOSTICS 3.34

ADDRESSES 34

CPU PCB L9

LAYOUT

CPU VOLTAGE ADJUST

7.5

2236D VOLTAGE ADJ.

7.7

CABLE 1.3

PCB LIST 1.22

MEMORY 6.23

POWER UP DIAG

## Model 2200MVP

# Maintenance Manual

J. Carter Thompson  
326 Ilimano St.  
Kailua, HI 96734

**WANG**

REORDER NUMBER

729-0584

**WANG**

*J. Carter Thompson  
326 Ilimano St.  
Kailua, HI 96734*

4103

## **2200 COMPUTER**

**Model: MVP**

*J. Carter Thompson  
326 Ilimano St.  
Kailua, HI 96734*

### **COMPANY PROPRIETARY STATEMENT**

This document is the property of Wang Laboratories, Inc. All information contained herein is considered Company Proprietary, and its use is restricted solely to assisting you in servicing Wang products. Neither this document nor its contents may be disclosed, copied, revealed, or used in whole or in part for any other purpose without the prior written permission of Wang Laboratories, Inc. This document must be returned upon request of Wang Laboratories, Inc.

**Customer Engineering  
Product Maintenance Manual**

**729-0584-A**

## PREFACE

This documentation package for the 2200MVP Computer consists of five separate publications including a basic Product Maintenance Manual (PMM), along with a Service Newsletter (SN) and three Product Service Notices (PSN's) inserted at the end of the PMM. The five publications are as follows:

1. PMM 729-0584: This version of the 2200MVP Computer PMM contains a new Illustrated Parts Breakdown (IPB) for the 2200MVP-A to replace the original Bill of Materials (BOM) in Appendix E
2. SN 729-0586: 2200VP/MVP Fan Replacement With Large I/O Controllers
3. PSN 729-0813: Model 2236MXD (WL# 177-3236-1) MUX/Controller
4. PSN 729-0814: Model 22C32 (WL# 212-3012) Triple Controller
5. PSN 729-1020: Installation of Option "C" Into 2200 MVP System

The scope of this documentation package reflects the type of maintenance philosophy selected for this product (swap unit, printed circuit assembly, chip level or any combination thereof). It's purpose is to provide the Wang-trained Customer Engineer (CE) with instructions to operate, troubleshoot and repair the 2200MVP Computer.

Second Edition (January 1984)

This edition of the 2200MVP PMM obsoletes document numbers 729-0584, 729-0586, 729-0813, 729-0814, and 729-1020. The material in this document may only be used for the purpose stated in the Preface. Updates and/or changes to this document will be published as PSN's or subsequent editions.

This document is the property of Wang Laboratories, Inc. All information contained herein is considered company proprietary, and its use is restricted solely for the purpose of assisting the Wang-trained CE in servicing this Wang product. Reproduction of all or any part of this document is prohibited without the prior consent of Wang Laboratories, Inc.

5.6	ASSIGNMENT, ATTACHMENT, AND FOREGROUND/BACKGROUND PROCESSING ...	5-9
5.6.1	ASSIGNMENT .....	5-9
5.6.2	ATTACHMENT .....	5-10
5.7	"RELEASING" A TERMINAL .....	5-11
5.8	"RELEASING" A PARTITION .....	5-13
5.9	"GLOBAL" PARTITIONS .....	5-15
5.10	"UNIVERSAL GLOBAL" PARTITIONS .....	5-15
5.11	USER PROGRAM EXECUTION .....	5-16
5.11.1	GENERAL .....	5-16
5.11.2	SUBROUTINES .....	5-16
5.11.3	THE TEXT POINTER, THE POINTER TABLE, & INTERNAL STACKS .....	5-17
5.12	ALLOCATION AND HANDLING OF PERIPHERALS .....	5-20
5.12.1	GENERAL .....	5-20
5.12.2	BACKGROUND PRINTING .....	5-23

## SECTION 6 DIAGNOSTICS

6.1	GENERAL INTRODUCTION .....	6-1
6.2	MICROCODE DIAGNOSTICS .....	6-1
6.2.1	LOADING SYSTEM FILES .....	6-1
6.2.1.1	BOOTSTRAP SPECIAL FUNCTION KEYS .....	6-2
6.2.2	MICROCODE DIAGNOSTICS DESCRIPTION .....	6-5
6.2.3	USER DIAGNOSTICS .....	6-6
6.2.4	FIELD SERVICE DIAGNOSTICS .....	6-6
6.2.5	SPECIAL-FUNCTION KEY DEFINITIONS FOR BOOTSTRAP MENUS ...	6-7
6.3	SYSTEM DIAGNOSTIC DISPLAYS .....	6-9
6.3.1	CPU DIAGNOSTIC .....	6-9
6.3.2	CONTROL MEMORY DIAGNOSTICS .....	6-11
6.3.2.1	ADDRESSING .....	6-11
6.3.2.2	MAT C&S .....	6-11
6.3.2.3	ROWPAT .....	6-12
6.3.3	DATA MEMORY (USER MEMORY) DIAGNOSTICS .....	6-13
6.3.3.1	ADDRESSING .....	6-13
6.3.3.2	MAT C&S .....	6-14
6.3.3.3	ROWPAT .....	6-15
6.3.4	DIAGNOSTIC ERROR MESSAGE INFORMATION & IDENTIFICATION OF FAULTY RAMS .....	6-16
6.3.4.1	ERROR MESSAGE INFORMATION FOR CONTROL MEMORY TESTS .....	6-16
6.3.4.2	ERROR MESSAGE INFORMATION FOR DATA MEMORY TESTS ...	6-18
6.3.4.3	MEMORY DIAGNOSTIC INTERPRETATION USING THE MEMORY ERROR CHIP IDENTIFICATION (MECI) PROGRAM ..	6-22
6.3.4.4	MEMORY DIAGNOSTIC INTERPRETATIONS BY DIAGRAM .....	6-22
6.3.5	REGISTER DIAGNOSTICS .....	6-26
6.3.5.1	GENERAL PURPOSE REGISTERS .....	6-26
6.3.5.2	GENERAL REGISTERS ERROR DISPLAYS .....	6-27
6.3.5.3	AUXILIARY/STACK .....	6-28
6.3.5.4	AUXILIARY/STACK ERROR DISPLAYS .....	6-29
6.3.5.5	STACK/AUXILIARY .....	6-30
6.3.5.6	STACK/AUXILIARY ERROR DISPLAYS .....	6-31
6.4	BASIC-2 LANGUAGE DIAGNOSTIC DISPLAYS .....	6-32
6.5	2236D AND 2236MXD DIAGNOSTIC PROCEDURES .....	6-34

## SECTION 7 SYSTEM-LEVEL MAINTENANCE, ADJUSTMENTS, AND TROUBLESHOOTING

7.1	PREVENTIVE MAINTENANCE .....	7-1
7.1.1	CENTRAL PROCESSING UNIT .....	7-1
7.1.2	2236D INTERACTIVE TERMINALS .....	7-2
7.1.3	PREVENTIVE MAINTENANCE FOR SYSTEM PERIPHERALS .....	7-3
7.2	SYSTEM LEVEL PREVENTIVE MAINTENANCE .....	7-3
7.2.1	LUBRICATION .....	7-3
7.2.2	SYSTEM ECN'S .....	7-3
7.3	ADJUSTMENTS .....	7-3
7.3.1	RECOMMENDED TEST EQUIPMENT/TOOL LIST .....	7-4
7.3.2	CPU VOLTAGE ADJUSTMENT PROCEDURE .....	7-5
7.3.3	2236D ADJUSTMENTS .....	7-7
7.3.3.1	2236D VOLTAGE ADJUSTMENT PROCEDURE .....	7-7
7.3.3.2	VIDEO DISPLAY UNIT ADJUSTMENTS .....	7-8
7.3.3.2.1	SAFETY WARNING .....	7-8
7.3.3.2.2	MOTOROLA DISPLAY CHASSIS .....	7-9
7.3.3.2.3	WANG DISPLAY CHASSIS .....	7-12
7.4	TROUBLESHOOTING THE 2200MVP .....	7-15
7.4.1	THE CENTRAL PROCESSING UNIT .....	7-15
7.4.2	THE SYSTEM PERIPHERALS .....	7-16
7.4.3	2200MVP TROUBLESHOOTING FLOWCHART .....	7-16

## SECTION 8 UPGRADES/CONVERSIONS

8.1	VP TO MVP CONVERSIONS .....	8-1
8.1.1	CENTRAL PROCESSING UNIT .....	8-1
8.1.2	2270 TO 2270A-D CONVERSION .....	8-1
8.1.3	2270A TO 2270A-D CONVERSION .....	8-1
8.1.4	2236 TO 2236D CONVERSION .....	8-1
8.1.5	2236MXC TO 2236MXD CONVERSION .....	8-1
8.2	MVP TO MVP-A CONVERSION .....	8-2
8.3	2200MVP EXPANDED MEMORY .....	8-2
8.3.1	BOOTSTRAP PROMS .....	8-2
8.3.2	OPERATING SYSTEM .....	8-3
8.3.3	DIAGNOSTICS .....	8-3
8.3.4	HARDWARE CHANGE .....	8-3
8.3.5	CONVERSION KITS .....	8-6

APPENDIX A	2236D CHARACTER SET .....	A-1
------------	---------------------------	-----

APPENDIX B	2200MVP ERROR CODES .....	B-1
------------	---------------------------	-----

APPENDIX C	CPU MOTHERBOARD (6798) MNEMONICS .....	C-1
------------	--	-----

APPENDIX D	2200MVP SIGNAL RUN LIST .....	D-1
------------	-------------------------------	-----

APPENDIX E	BILL OF MATERIALS .....	E-1
------------	-------------------------	-----

APPENDIX F	ELECTRICAL SCHEMATICS AND ASSEMBLY DRAWINGS .....	F-1
------------	---	-----

APPENDIX G	2200MVP-128/512 .....	G-1
------------	-----------------------	-----

APPENDIX H	2275 MULTIPLEXER/MULTIPLEXER EXTENDER OPTION .....	H-1
------------	--	-----

APPENDIX I	CPU/MEMORY PCB UPGRADE OPTIONS .....	I-1
------------	--------------------------------------	-----

## SECTION 3 SYSTEM INSTALLATION

### 3.1 GENERAL

This section contains installation, checkout, and system interconnection instructions for the Model 2200MVP computer system. Because of the wide range of peripherals available to this system, it would be impractical to present here a full installation procedure for each. All available peripherals are fully documented in other Wang or OEM publications. For complete information on any specific peripherals, refer to the 2200MVP SYSTEM-LEVEL DOCUMENTATION list, contained in the preface of this manual.

### 3.2 UNPACKING AND INCOMING INSPECTION

Each peripheral model has its own inspection procedure. Refer to the maintenance publications named in the 2200MVP System-Level Documentation list for specific unpacking and inspection procedures. In all cases, the critical assemblies must be inspected, first for damage and then for proper adjustment.

The following general guidelines for unpacking and inspection apply to all 2200MVP system units:

- A. Check to be certain that all equipment (peripherals, cables, stands, etc.) has been delivered.
- B. Unpack each unit, using extreme caution, especially with the workstations. For shipping, larger peripherals are generally bolted to wooden skids and enclosed in cardboard shipping boxes. Carefully remove these packing containers, using pry bars and open-end wrenches as needed.

- C. Inspect each unit for shipping damage. Immediately report any physical damage to the shipping carrier and the Home Office.
- D. Move the units to their permanent locations. During transit, protect the cabinets from scratches, keeping the protective wrapping on the units until they are in their final positions.
- E. Remove the covers from the CPU and other peripheral devices. Remove any shipping clamps. Inspect the units for damaged or loosened assemblies. Also check for loose hardware. Ensure that the units are thoroughly clean. Be certain that each printed circuit board, including the power supply board, is in its proper location and fully seated.
- F. Assemble the peripherals, as necessary. For workstations, this step will include the installation of PC boards; for other peripherals, this step will include the installation of accessories, such as paper racks for printers.
- G. Inspect the storage media (diskettes, tapes, etc.) for damage.
- H. Check the electrical wiring of the computer room to ensure that the electrical requirements of the 2200MVP system will be met. Pay particular attention to grounding. This topic is covered in detail in Section 2.
- H. Set the device switches and baud rate switches where applicable, as described in the following paragraphs. Also where applicable, set the AC voltage (115/230) and line frequency (50Hz/60Hz) switches.
- I. Route peripheral cables to the CPU as described in section 3.5.

### 3.3 BAUD RATE SELECTION

Four 2236D Terminals can be attached to one 2236MXD controller, and a maximum of two 2236MXD controllers may be used in a 2200MVP system.

The baud rate setting of the each port of the 2236MXD controller must match the baud rate setting of its corresponding terminal. For systems used in local operation (without modem), the baud rate may be set as high as 19.2K baud, regardless of cable length. For remote operation, the baud rate of the terminal must be set to match the baud rate of the modem. Asynchronous communications modems are available for transmission speeds as high as 2400 baud.

#### 3.3.1 2236D TERMINAL 5-BANK BAUD RATE SWITCH

Set the baud rate switch on the 7292-1 board of each 2236D Terminal. When the terminal cover is on, access to the baud rate switch is through the large plug-button on the rear of the cover. See Figures 3-1 and 3-2. Set the switches of the five-bank switch as follows:

Switch:	1	2	3	4	5	Baud Rate
	ON	OFF	OFF	OFF	OFF	300
	ON	OFF	OFF	OFF	ON	600
	ON	OFF	OFF	ON	OFF	1200
	ON	OFF	OFF	ON	ON	2400
	ON	OFF	ON	OFF	OFF	4800
	ON	OFF	ON	OFF	ON	9600
	ON	ON	ON	OFF	ON	19.2K

In all cases switch 1 is ON to enable parity error detection. Switch 1 must always be ON for proper operation.






FIGURE 3-1 ACCESS TO THE BAUD RATE SWITCH




FIGURE 3-2 BAUD RATE SWITCH SETTINGS FOR THE 2236D TERMINAL




FIGURE 3-3 2236MXD CONTROLLER - BAUD RATE SWITCH IDENTIFICATION

### 3.3.2 2236MXD CONTROLLER BAUD RATE SWITCHES

For baud rate selection, there are three 8-bank switches (a total of 24 individual switches) located on the 7290-1 controller board. These switches comprise four groups of six switches each, with each group corresponding to a RS-232-C connector on the top panel. The switches in each group are labeled for specific baud rates: 300, 600, 1200, 2400, 4800, or 9600. See Figure 3-3.

Set the controller baud rate switches. Only one switch in any group of six may be ON at any one time. Remember that the baud rate setting for each connector must match the baud rate setting of the corresponding terminal.

#### NOTE:

The ~~4800~~ switch setting is used for both 4800 and 19.2K baud. The selected rate depends on the position of jumper A13, located between IC's L18 and L19. See Figure 3-3.

### 3.4 DEVICE ADDRESSES

During system installation, a two-digit (HEX) device address must be set on the controller card for each peripheral device. The following paragraphs pertain to device selection. The first part of this section presents background information about device selection codes; the last part of the section is devoted to the actual procedures for setting device addresses.

#### 3.4.1 DEVICE SELECTION CODES

The controller for each peripheral attached to the CPU is assigned a unique Device Selection Code, consisting of three hexadecimal digits. The device selection code is in the form  $XY_1Y_2$ , where X is the Device Type (or Device Class) and  $Y_1Y_2$  is the Device Address (also called unit address or hardware address).

TABLE 3-1 SUMMARY OF DEVICE-TYPE CODES (DEVICE CLASSES)

1 <sup>st</sup> HEX DIGIT (X)	CATEGORY
0	Used with workstations (CRT and keyboard). Outputs a line feed (HEX 0A) after each carriage return. Also used with nine-track tape drives.
1	Not used.
2	Used with printers and output writers that internally generate a line feed following a carriage return. Outputs a null character (HEX 00) after each carriage return.
3,B	Used with disk drives and diskette drives.
4	Used with plotters and plotting writers. Plotting writers normally use type 4 (to plot) or type 2 (to print). System generated Carriage Return (HEX 0D), Line-Feed (HEX 0A), and Null (HEX 00) characters are suppressed.
5	Not used.
6	Reserved for card readers; not used in MVP.
7	Reserved for certain output applications; not used in MVP. Does not output any extra character after a Carriage Return (HEX 0D) is output.
C	Used with certain plotter operations.

TABLE 3-2 SUMMARY OF DEVICE-ADDRESS CODES

	MODEL #	DESCRIPTION	USUAL HEX ADDRESS	ALTERNATIVE HEX ADDRESSES	
CRT's	2236D*	Interactive Terminal	05	-	
		. CRT	01	-	
		. Keyboard	04	-	
		. Local Printer/Plotter			
	2282	Graphic CRT	13	14, 15	
Printers	2221W	Matrix Line Printer: 132 col/200 cps	15	16	
	2231W-1	Matrix Line Printers: 112 col/120 cps	15	16	
		-2	132 col/120 cps		
		-3	132 col/120 cps		
		-6	132 col/70 cps		
2251	Matrix Line Printer: 40 col/110 cps	15	16		
2261W	Matrix Line Printer: 220 LPM	15	16		
2263-1	Chain Line Printers: 400 LPM	15	16		
		600 LPM			
Plotters	2232B	Digital Flatbed Plotter (31"x48")	13	14	
	2272-2	Triple Pen Drum Plotter	13	14, 15	
Output Writers	2201L	Output Writer: 156 col/15 cps	15	16	
	2271	Bidirectional Output Writer: 15 cps	15	16	
	2271P	Bidirectional Plotting Output Writer:	15 cps	16	
			30 cps	16	
	2281	Daisy Output Writer:	15	16	
2281P	Daisy Plotting Output Writer: 30 cps	15	16		

\* These addresses are not user modifiable.

TABLE 3-2 SUMMARY OF DEVICE-ADDRESS CODES  
(continued)

MODEL #	DESCRIPTION	USUAL HEX ADDRESS	ALTERNATIVE HEX ADDRESSES
2227B	Buffered Asynchronous Communications Controller	1C	1A-1F
2228B	Synchronous/Asynchronous Communications Controller	1C	1A-1F
2228C	Synchronous/Asynchronous Communications Controller	1C	1A-1F
2230MXA-1 MXB-1	Disk Multiplexer Controllers	10	10-70
2236MXD*	Interactive Terminal Multiplexer	01-07	41-47
2209A	Nine-Track Tape (1600 BPI-PE)	7B	7D, 7F
2260BC	F/R Disk Drives (2.5, 5, 10 or 20 Mbytes)	10	10-70
2260C	F/R Disk Drives (2.5, 5, 10 or 20 Mbytes)	10	10-70
2280	F/R Disk Drives (30, 60, or 90 Mbytes)	10	10-70
2270A-1D	Wang-IBM 3740 Compatible Diskette Drives	10	10-70
-2D	.25 Megabytes		
-3D	.50 Megabytes		
	.75 Megabytes		

\* All listed addresses are used by one device.

The device-type digit is used by the Operating System to determine which internal system I/O routines will be used to control the peripheral. This digit is needed because the various peripheral devices on the system often require different control procedures for performing an input/output operation. For example, a device-type digit of 3 indicates to the Operating System that the peripheral is a disk. Device type codes are summarized in Table 3-1.

The last two digits correspond to the actual unit's device address, which must be set on each device controller card in the 2200MVP CPU. The device address is used to electronically select the peripheral for operation. A unique device address must be assigned to each peripheral attached to the system.

When the 2200MVP is first turned on (Master Initialized), a set of default device addresses are supplied to the Master Device Table by the Operating System. These addresses will be valid in the system until changed in the Master Device Table or in the user's Local Device Table. Some addresses, like the local printer address of 204, are not modifiable by the user. See Table 3-2.

A system with one device belonging to a particular device class uses the first address for that class. Additional devices belonging to the same class are assigned the alternative address, as listed in Table 3-2.

#### 3.4.2 SETTING THE DEVICE ADDRESS SWITCHES

Controller boards generally have device address switches like the ones shown in Figure 3-4.

The three-digit device selection code ( $XY_1Y_2$ ) is treated as follows:




FIGURE 3-4 TYPES OF CONTROLLER ADDRESS SWITCHES

TABLE 3-3 HIGH ORDER SWITCHES

HEX VALUE	80	40	20	10
SWITCH #	SW8	SW7	SW6	SW5
HEX DIGIT				
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

1 = Switch is ON; 0 = Switch is OFF



- X The most significant digit of the hex address. It is used by the Operating System to identify the device type of the peripheral. This digit is not used in device-address switch settings.
- Y<sub>1</sub> The next most significant digit of the hex address. This digit, broken down into four binary bits, determines the setting of switches 8 through 5. See Table 3-3.
- Y<sub>2</sub> The least most significant digit of the hex address. This digit, broken down into four binary bits, determines the settings of switches 4 through 1. See Table 3-4.

TABLE 3-4 LOW ORDER SWITCHES

HEX VALUE	8	4	2	1
SWITCH #	SW4	SW3	SW2	SW1
HEX DIGIT				
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

1 = Switch is ON; 0 = Switch is OFF

The device address conventions used in the 2200MVP system are as follows:

### 2236MXD TERMINAL CONTROLLERS

Each 2236MXD Terminal Controller can support a maximum of four 2236D Interactive Terminals. When the system has four or less 2236D terminals, one 2236MXD controller is used. When the system has five to eight 2236D terminals, two 2236MXD controllers are used.

The 2236MXD controller address is set by means of a five-bank switch. See Figure 3-5. For systems with a single 2236MXD controller, set the controller address switches to 00; that is, all five switches in the bank must be OFF.

In systems using two 2236MXD controllers, set the address switches of the primary controller (the one with the system terminal in connector #1) to 00 (all switches OFF). Set the address switches of the other controller to 40 (switch #1 is ON; all others are OFF).




FIGURE 3-5 SETTING THE DEVICE ADDRESS OF THE 2236MXD CONTROLLER

Note that the physical device address set on the controller is not the address specified in a program for access to the 2236D terminal CRT, keyboard, and local printer. The programmable device addresses for all terminals are: 005 for a CRT; 001 for a keyboard; and 204 for a local printer. The Operating System translates these programmable addresses into the appropriate physical controller addresses.

## PRINTERS

The system printer normally has the program address 215; therefore, the unit address switches of the 7079 Printer Controller must be set to HEX 15. In a configuration with two system printers, the address switches of the second printer controller would be set to HEX 16. As stated earlier, local printers (printers connected to the back of a 2236D Terminal) do not have any address switches but respond to an address of 204 under program control.

## DISKS

If the diskette drive is the only disk unit on the system, the first (or leftmost) drive slot normally has the address 310, while the second drive slot has address B10. A third diskette drive slot will be addressed by 350.

If there are two separate disk drives in the system, one 6541-2 Disk Controller is to be set at 310 and the other at 320. For drives containing fixed (F) and removable (R) disk cartridges, device type 3 designates the fixed platter and the device type B designates the removable platter. In a configuration with two drives, the programmable addresses would thus be: 310 & B10 for the first drive; and 320 & B20 for the second drive.

The procedures for addressing disks when more than one is contained in the system are fully discussed in the 2200VP/MVP Disk Reference Manual.

## PLOTTERS

Plotters are normally addressed by 413 or 414. For more specific addressing instructions, refer to the maintenance manuals listed in the preface of this manual.

### 3.5 SYSTEM CABLE INSTALLATION

A comprehensive listing of system cables is presented in Section 1 of this manual. For complete information on the installation of specific peripherals, refer to the 2200MVP System-Level Documentation list.

If peripheral I/O cables are routed through conduit, ceilings, walls, or floors, it will may be necessary to install connectors on the ends of these cables. This procedure is given in the next paragraph.

#### 3.5.1 I/O CABLE CONNECTOR INSTALLATION

To install the I/O connectors, use a Champ Palm Grip Insertion Tool (PN 726-9412). The tool consists of a palm inserter, a lanyard, and an index slide. See Figure 3-6.

1. Position the connector in the index slide, attach the I/O cable to the slide, and then slide it into the palm inserter as indicated in Figure 3-7.

The I/O cable should be placed so as to allow 1/2 inch of sheathing to extend beyond the stabilizer. Four inches of unsheathed twisted pairs should be allowed for correct use of this tool.

2. Orient the palm inserter with the connector, making certain that a contact about to receive a wire is on the same side as the wire slot in the inserter.
3. Align the contact to be terminated with the index mark on the palm inserter.
4. Place the palm inserter so that the pusher faces towards the heel of your hand, and your fingers should grip the base (allow the wire discharge chute to extend through your fingers).




FIGURE 3-6 INSERTION TOOL




FIGURE 3-7 CONNECTOR INSTALLATION





FIGURE 3-9 WIRING OF THE 2236 (RS-232-C) CABLE CONNECTOR

5. Select a wire of the proper color or number (see the cable assembly diagrams in the rear of this manual) and insert the wire through the wire slot and discharge chute; do this until all slack is out of the wire.
6. Make certain the contact and wire are centered on the index mark, and then squeeze the palm inserter until the pusher is bottomed.
7. Release your grip, allowing the pusher to retract.

NOTE:

If the palm inserter jams during this step, rotate the ratchet release in a clockwise direction with a hex wrench (supplied with the kit); this should effect release.

8. Remove the scrap wire from the discharge chute.
9. Repeat steps 1 through 8 until all contacts have been terminated on that side of the connector.
10. With the pusher released, remove the index slide and connector from the palm inserter.
11. Perform steps 1 through 10 for contacts on the other side of the connector.
12. After all contacts have been terminated, loosen the cable clamp and remove the index slide.
13. Inspect each termination, making sure that each wire has been FULLY inserted into BOTH wire slots of its contact (See Figure 3-8) and that all wires have been cut to the proper length (no exposed wire strands should be visible). Also, make sure that the insulation is NOT cut in any area other than the slot insertion area. Finally, make sure that the contacts are not crushed or deformed.




FIGURE 3-8 INSPECTING THE TERMINATIONS

If a faulty termination is found, carefully remove the wire and contact from its connector. Install another contact, trim 1/8 inch off the end of the faulty wire, and reinstall that wire, using steps 2 through 8.

14. Before the cover is installed on the 2236MXD connector, the I/O cable ground shield must be soldered to a ground lug, and that lug must be attached to the connector by one of the two screws.
15. Install a connector cover over the finished connector.
16. Connector installation is now completed.

NOTE:

The connectors for the 2236D Interactive Terminal are soldered on, and the cable insertion tool is not needed. The wiring diagram for the RS-232-C connector is shown in Figure 3-9.



### 3.6 MVP-A CHASSIS REQUIREMENT

The following paragraphs present a simplified method for determining whether or not the proper CPU chassis has been selected; that is, whether the system configuration requires the MVP Standard Chassis or the MVP-A Chassis. Ideally, this calculation should have been performed at the time the system was sold to the customer. Yet, because power supply damage will result if the total current demand of the controllers exceeds the rating of the chassis, it is important to perform this handy check prior to power-on testing of the system.

In this procedure, each peripheral controller is assigned a "configuration weight". All of the individual peripheral configuration weights are then added together to arrive at a "system configuration weight". The standard 2200MVP CPU will support a maximum system configuration weight of 100. If the system configuration weight exceeds 100, an MVP-A Chassis must be used.

The following listing specifies the configuration weights of most of the available 2200MVP peripherals.

	<u>DESCRIPTION</u>	<u>CONTROLLER</u>	<u>RATING</u>
<u>CRT's</u>			
2236D	Interactive Terminal	2236MXD	18
2282	Graphic CRT	22C02	6
<u>Mass Storage Devices</u>			
2209A	Buffered 9-Track 1600 BPI	----	17
2260BC $\frac{1}{4}$	Disk Drive	22C13	28
2260BC $\frac{1}{2}$	Disk Drive	22C13	28
2260BC	Disk Drive	22C13	28
2260BC-2	Disk Drive (dual)	22C13	28

	<u>DESCRIPTION</u>	<u>CONTROLLER</u>	<u>RATING</u>
<u>Mass Storage Devices (cont.)</u>			
2260C ¼	Disk Drive	22C12	28
2260C ½	Disk Drive	22C12	28
2260C	Disk Drive	22C12	28
2260C-2	Disk Drive (dual)	22C12	28
2270A-D	Diskette Drive	22C03	4
2280-1,-2,-3	Disk Drives	22C14	5

Output Devices

2201L	Output Writer	22C02	6
2221W	Matrix Printer	22C02	6
2231W (All)	Matrix Printer	22C02	6
2232B	Flatbed Plotter	22C01	8
2251	Matrix Printer	22C02	6
2261W	High Speed Matrix	22C02	6
2263-1,-2	High Speed Matrix	22C02	6
2271 & 2271P	Bidirectional Printer	22C02	6
2272-2	Drum Plotter	22C02	6
2281 & 2281P	Daisy Wheel Printer	22C02	6

Interfaces

2227-B	Async TC	----	8
2228-B	Bisync TC	----	16
2228-C	Bisync TC	----	18

Multiplexer Controllers

22C11	MVP Dual Controller (Printer, Diskettes)	----	5
2230MXA-1	Disk Multiplexer Controller		8
2230MXB-1	Disk Multiplexer Controller		5

This list should be used in the following manner. First, make a list of all the peripherals that the system configuration contains, along with their ratings. Secondly, determine if dual controllers are being used. When these controllers are used, substitute their ratings in place of the ratings for the single peripheral controllers. Add together the ratings of all devices in the system configuration. If the sum is over 100, be certain that an MVP-A Chassis is being used. Good judgement must be used on any configurations bordering the maximum. Some allowance should be left for future system upgrades.

Notes on the above listing:

- a. Four Model 2236D Interactive Terminals may use a single 2236MXD Controller, which has a rating of 18.
- b. Local printers, which are connected to 2236D Terminals, do not contribute to the total system configuration weight.
- c. Note that the 2260BC disk drive might include a 2230MXA-1 (rating of 8).
- d. Memory size of the 2200MVP CPU does not contribute any configuration weight, even for systems that contain the maximum memory size of 256 Kilobytes.
- e. One other consideration is the use of 2228B or 2228C and 2236D controllers. A system should never be configured which contains more than three of the these controllers in a standard MVP chassis, or five of these controllers in an MVP-A chassis.

NOTE:

For system upgrades, the MVP chassis must be exchanged for an MVP-A chassis, WL# 270-0451 (50Hz) or WL# 270-0452 (60Hz). A conversion kit (WLI #200-0322) is available containing an MVP-A chassis and a 210-7397 regulator (to replace the standard 210-6797). The MVP-A makes 20 amps available to the I/O.

Sample Calculations

1. Average MVP System

<u>Component</u>	<u>Configured Weight</u>
MVP-8 CPU	0
2236MXD Terminal Multiplexer (for three 2236D Terminals)	18
2270A-1D Diskette Dual Controller	5
2261W Printer Dual Controller	
2260BC Disk 22C13	<u>28</u>
Total Configured Weight	51
Total Number of I/O slots	4

MVP-A Chassis is not required

2. Large MVP System

<u>Component</u>	<u>Configured Weight</u>
MVP-64 CPU	0
2 2236MXD Terminal Controllers (for eight 2236D Terminals)	36
2280 Disk Drive	5
2260BC Disk Drive	28
2230 MXA-1 Disk Multiplexer	8
2228B Bisynchronous TC	16
2209A 9 Track Tape Drive	17
2261W Matrix Printer	<u>6</u>
Total Configured Weight	116
Total Number of I/O slots	8
Required	

MVP-A Chassis is required

### 3.7 INSTALLATION/POWER-ON PROCEDURE

1. Be certain that the customer site has been prepared according to the guidelines given in Section 2, and then place the system units in their assigned physical locations.
2. Set address switches on all I/O controllers per Section 3.4.2. Initially, plug only the first 2236MXD controller (address set to 00) and one disk controller into the CPU. Make sure the controllers are seated firmly. The system disk (or diskette) drive must be at address 310 or 320. Other peripherals and their respective controllers will be installed and tested in a later part of this procedure.

NOTE:

Set the baud rate switches in the 2236D terminals to match the baud rate switches in the 2236MXD controller.

3. Connect the 2236D terminals and system disk to their respective I/O controllers. Ensure that the peripheral cable connectors are securely fastened.

NOTE:

Be certain that the 2236D/2236MXD cable is installed correctly. One end of the cable is labeled MUX and the other end is labeled TER. Always insert the MUX end into the 2236MXD Controller and the TER end into the 2236D Terminal.

4. Make sure the AC power switches of all system units are in the OFF position, and then plug in all AC power cords.

NOTE:

Check peripherals to see that all (115/230) AC voltage switches and (50Hz/60Hz) line frequency switches are set to match the wiring at the customer site.

5. One at a time, turn on the AC power switch for each unit in this minimal system configuration, using the correct power-up sequence: first the CPU, then the disk, and then the terminals.
6. Check, and adjust if necessary, the voltages in the CPU and 2236D terminals per voltage adjust procedure in section 7.3.2. Replace the top covers when this has been completed.
7. At this point, the 2236D Terminal connected to port #1 of the 2236MXD should be displaying in the upper left corner:

```
MOUNT SYSTEM PLATTER  
PRESS RESET
```

If this message is not displayed, turn the AC power switch of the CPU to OFF. After 4 or 5 seconds, turn the switch back on. If the message is still not displayed, refer to sections 3.9.1 and 7.4.1.

8. When the message:

```
MOUNT SYSTEM PLATTER  
PRESS RESET
```

is displayed, place the System Platter Diskette (701-2294H) into the system diskette drive and press the RESET key on the keyboard.

9. The message "KEY SF'?" should now be displayed.
10. There are only three selections that can be made with the function keys when the "KEY SF'?" message is displayed. BASIC-2 can be loaded, the User Menu of diagnostics can be loaded or the Field Service Menu of diagnostics can be loaded. The operator should now select the User menu (SF'16 - SF'19 for disk address of 310, B10, 320, or B20, respectively). Refer to sections 3.9.2 and 7.4.1 in case of trouble.

The following should be displayed:

```
KEY SF'  
USER DIAGNOSTIC MENU  
'00 CPU DIAGNOSTIC           '02 DATA MEMORY DIAGNOSTIC  
'01 CONTROL MEMORY DIAGNOSTIC
```

11. Press SF'00

LOADING CPU DIAGNOSTIC (DATE)

should be displayed for approximately 5 seconds;

then,

```
  CPU DIAG PASS LLLL  
IMMED REG XX  
REG INSTR XX  
X-REG INSTR XX  
MASK BR XX  
REG BR XX  
IMMED R/W XX  
REG R/W XX  
AUX/STACK R/W XX
```

should be displayed. See section 6.3.1 for interpretations of the CPU Diagnostic.

This test runs continuously until either an error occurs or RESET is keyed.

When satisfied that a sufficient number of successful test passes have occurred (5 to 10 minutes), key RESET. The User Menu is reselected by pressing the appropriate SF Key after each diagnostic; any other diagnostic may then be selected.

12. Press SF'01

LOADING CONTROL MEMORY DIAG (DATE)

should be displayed for approximately 5 seconds; then,

```
*** CONTROL MEMORY DIAGNOSTIC***          MEMORY SIZE = OXXXX
NO ERR'S  PRESS 'P' TO PRINT ERRORS at ('T' FOR /204)
```

PRESS 'CONTINUE' TO START-

should be displayed. Press "CONTINUE" and the last line of the display should change to:

ADDRESSING TEST (PASS 0001)

Upon completion of this test, the prompt will be changed to:

MAT C&S TEST (PASS 0001)

Upon completion of this test, the last line of the display will change to:

ROWPAT TEST (PASS 0001)

These SF'01 tests are repeated in sequence until either an error occurs or RESET is keyed. When satisfied that a sufficient number of successful test passes have occurred (5 to 10 passes), key RESET. The User Menu should once again be reselected. See paragraph 6.3.2 for interpretations of the Control Memory diagnostic.

13. Press SF'02 (Data Memory Diagnostic)

The display should be similar to the one for the Control Memory diagnostic except that "CONTROL" will be replaced by "DATA" and the memory size will change.



SF'02 Data Memory Tests are also repeated in sequence until either an error occurs, or RESET is keyed. When satisfied that a sufficient number of successful test passes have occurred (5 to 10 passes), key RESET. See section 6.3.3 for interpretations of the Data Memory Diagnostic.

14. When all diagnostics listed in the User Menu have been completed, key RESET and select the Field Service Menu.

To load the Field Service Diagnostic Menu, key SF'28, SF'29, SF'30 or SF'31 for disk addresses of Hex 310, B10, 320, or B20, respectively.

After the appropriate SF' Key is pressed, the following will be displayed:

KEY SF'?

#### FIELD SERVICE DIAGNOSTIC MENU

'00 CPU DIAGNOSTIC	'05 MAT C & S 8
'01 ADDRESS 24	'06 ROWPAT 8
'02 MAT C & S 24	'07 REGISTERS
'03 ROWPAT 24	'08 AUXILIARY REGISTERS
'04 ADDRESS 8	'09 STACK REGISTER

Note that User Diagnostics comprise merely the individual Field Service Diagnostic tests, not including the Field Service Register tests. Therefore, Register tests must be accessed from the Field Service Menu and run for any power-up and/or installation.

Tests initiated from the Field Service Menu are normally used for troubleshooting purposes.

15. Key SF'07. Once the Register Diagnostic is loaded and begins to execute, key RESET and then function key 15. The Register Diagnostics are chained together by this operation and will run sequentially just as the diagnostics in the User Menu did, stopping only on an error or RESET.

See section 6.3.4 for interpretations of the Register Diagnostics.

16. After running the Field Service Register diagnostics, key RESET and load BASIC-2. BASIC-2 is loaded by keying the corresponding SF' key ('00 for 310, '01 for B10, '02 for 320, '03 for B20).
17. Once BASIC-2 is loaded and "READY (BASIC-2)" is displayed, the system platter should be removed from the disk drive.
18. Place the disk which contains the BASIC-2 Language Diagnostic (701-2261) in the disk drive and key LOAD, RUN EXECUTE, at each 2236D Terminal.
19. When satisfied that a sufficient number of successful test passes have occurred, key HALT/STEP.
20. After the microcode diagnostics and the BASIC-2 Language Diagnostics have been executed without failure, turn the CPU power OFF and insert all remaining I/O Controllers.
21. Install all the remaining peripherals in the system configuration. Check and adjust the voltages of the other peripherals as described in their specific maintenance manuals, making mechanical checks and adjustments where applicable.
22. Power up the system. Again run the diagnostics in this section to check for proper system operation. Execute the peripheral diagnostics described in section 6.

### 3.8 BOOTSTRAP

A BOOTSTRAP, by definition, is a "technique or device designed to bring itself into a desired state by means of its own action."

In general, the Wang MVP BOOTSTRAP, is a set of microcoded routines loaded in three 1024 x 8 bit Intel 2708 PROMs. The purpose of the BOOTSTRAP is to handle four system functions and make available certain subroutines which are used for I/O operations.

IMPORTANT:

The BOOTSTRAP described is release 2.2 (R1 PROMS) of the VP/MVP Bootstrap, implemented in all MVP Systems on September 1, 1978.

The four system functions handled by BOOTSTRAP are:

- 1) Master Initialization (Power-On).
- 2) Reset (Initiated by depressing the RESET key on the keyboard).
- 3) Control and Data Memory Parity Error Detection.
- 4) Loading the desired system software (i.e., diagnostics, or BASIC-2) from disk and initiating their execution.

An explanation of each of the above functions follows.

### 3.8.1 MASTER INITIALIZATION

Master Initialization begins by turning the CPU power switch to the ON position. A branch to Control Memory address 8003 (HEX), located in the BOOTSTRAP PROMS, is executed and the BOOTSTRAP routine begins controlling and performing its various tasks.

The tasks performed by the Master Initialization routine in BOOTSTRAP are:

- a) To exercise the CPU to determine if any obvious malfunctions exist.
- b) To verify the BOOTSTRAP PROMS still maintain the desired data.
- c) To write zeros to all locations in Data Memory in preparation for subsequent Data Memory Reads.

If all Master Initialization tasks are completed satisfactorily, the prompt "MOUNT SYSTEM PLATTER CR/LF PRESS RESET" will be displayed.

### 3.8.2 RESET

Reset is initiated by depressing the RESET key located in the upper right hand corner of the keyboard. This action causes the execution of a branch to Control Memory address 8001 (HEX), located in BOOTSTRAP PROMs.

The tasks performed by Reset are:

- (a) To pass control to the loaded system program currently loaded, located in Control Memory (BOOTSTRAP, Microcode Diagnostics, or BASIC-2).
- (b) To allow the user to recover from any of the various system error conditions which may be encountered.
- (c) To abort a BOOTSTRAP load.

Should task a) be called for, the user may expect those messages and/or actions designed into the particular system program, that is, a display a menu of user-selectable software (key Special Function), or for instance, a return to a starting point in the current software in Data Memory.

Otherwise, whenever task b) is to be performed, the user is expected to inform the BOOTSTRAP of what action to take (by keying a Special Function, for instance).

If the expected response does not occur on RESET, consult section 3.9.2 and 7.4.1.

### 3.8.3 CONTROL AND DATA MEMORY PARITY ERRORS

In both Data and Control Memory a bit has been set aside, called the parity bit, to aid in error detection.

In Control Memory, bit 24 is set aside for parity; it is turned on whenever the even number of the remaining bits turns on. This is called ODD Parity. This bit must be properly set when writing the instruction into Control Memory.

In Data Memory, a ninth bit is used in the same manner as described above. However, the hardware determines and sets this bit, whenever a write is executed into Data Memory.

Whenever the system detects bad parity in Control Memory, during an instruction fetch, a branch is made to location 8000, located in the BOOTSTRAP PROMS. The BOOTSTRAP will then perform its designated task.

Similarly, whenever the system detects bad parity in Data Memory, during a read from Data Memory, a branch is made to location 8002, located in the BOOTSTRAP PROMS. The BOOTSTRAP will then perform its designated task.

Whenever a trap to location 8000 and 8002 is executed by the system, the appropriate display is made.

#### 3.8.4 LOAD SYSTEM FILES

Whenever the operator has made a response to the BOOTSTRAP requesting a system file to be loaded, the following tasks are performed.

- a) Check if the disk is ready.
- b) Verify whether the file exists on the mounted platter.
- c) Load the file into Control and/or Data Memory.
- d) Verify Control Memory checking instruction parity and built in CRC and LRC checksums.
- e) Check Data Memory Parity.
- f) Pass control to the newly loaded system file.

### 3.9 BOOTSTRAP ERROR MESSAGES AND RECOVERY

Three types of errors and five possible error messages can be reported by BOOTSTRAP. These error types--initialization, reset, and system--are discussed below.

#### 3.9.1 INITIALIZATION ERRORS

The BOOTSTRAP, during Master Initialization, fails to display the complete

```
MOUNT SYSTEM PLATTER  
PRESS RESET
```

message upon the CRT.

This error implies that some function of the MVP has failed. This may be either a CPU-related error or an I/O-related error.

In some cases, a device address may need to be corrected and the system powered on again.

The Master Initialization sequence is described on the following pages.

MASTER INITIALIZATION  
Step-By-Step Breakdown of Function

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
"M"	1. Power On Trap to 8003.	1. Hardware Trap Failure. Branch Instruction Failure.
CLEAR SCREEN	2. Enable CRT, Clear Screen and Display "M".	2. CRT Address is wrong. I/O Register Failure. I/O Lines are Bad. CIO Instruction Failure.
"MO"	3. Test 24-Bit Parity Trap. Execute IC 800F which has Bad Parity.	Parity Checking Logic Failure. Hardware Trap Failure. TSP Instruction Failure (IC + 1 stored in stack) PC's may not hold IC retrieved from Stack. Compare Instruction Failure.
"MOU"	4. Test Subroutine Branch and Subroutine Return Instructions.	4. Subroutine Branch Instruction Failure. Subroutine Return Instruction Failure. Stack Failure.
"MOUN"	5. Clear CH, CL Parity Bits.	5. Write/Read Data Memory Failure.
"MOUNT"	6. Check File Registers.	6. Register Instruction Failure. Register Chip Failure. Compare Instruction Failure.
"MOUNT S"	7. Check PC Incrementing on the A-BUS.	7. PC Chip Failure. LPI Instruction Failure. Register Instruction Failure. A-Bus Increment Hardware Failure. Compare Instruction Failure.
	8. Test Auxiliary Registers.	8. Auxiliary/Stack Chip Failure. PC Chip Failure. Auxiliary Register Instruction Failure. Compare Instruction Failure.

MASTER INITIALIZATION  
Step-By-Step Breakdown of Function (Continued)

CRT DISPLAY	SEQUENCE OF OPERATION	POSSIBLE FAILURES
"MOUNT SY"	9. Test Binary ALU.	9. Binary ALU Failure. AC, ACX, AI, SC or SCX Instruction Failure. Compare Instruction Failure.
"MOUNT SYS"	10. Test Stack.	10. Auxiliary/Stack Chip Failure. PC Chip Failure. Stack Instruction Failure. Compare Instruction Failure.
"MOUNT SYST"	11. Test Decimal ALU.	11. Decimal ALU Failure. DAC, DACI, DACX, DSC, DSCI or DSCX Instruction Failure. Compare Instruction Failure.
"MOUNT SYSTE"	12. Test Binary Multiply.	12. Multiply Hardware Logic Failure. M OR MI Instruction Failure. Compare Instruction Failure.
"MOUNT SYSTEM"	13. Test Shift.	13. Shift Logic Error. Compare Instruction Failure.
"MOUNT SYSTEM "	14. Verify PROM.	14. PROM Chip Failure.
"MOUNT SYSTEM P"	15. Zero 8-Bit Data Memory.	15. SR Failure. Bad IC's.
"MOUNT SYSTEM PLATTER" "PRESS RESET"	16. Write/Read Control Memory.	16. WCM/RCM Instruction Failure. Stack Failure. Auxiliary Register Failure. PC Chip Failure. SB Instruction Failure. Compare Instruction Failure.



MASTER INITIALIZATION  
Step-By-Step Breakdown of Function (Continued)

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
	17. System Loops, diagnosing data and control memory. To resume depress RESET. (This aids in initializing the disk).	

### 3.9.2 RESET ERRORS

During the Reset function, when the operator has properly responded to the "KEY SF'?" message by keying the desired special function key:

The hexdigit display of the keyed special function did not appear upon the CRT.

This implies that the special function key was not depressed sufficiently, or the 2236D or 2236MXD may be defective, or an SF' key not defined was depressed.

#### NOTE:

During the RESET function, several of the SYSTEM ERROR messages may appear. If one does, consult the recovery procedure for that particular message, given in section 3.9.3.

The system reset sequence is described on the following pages.

SYSTEM RESET  
Step-By-Step Breakdown of Function

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
<p>Clear Screen "KEY SF'?"</p>	<p>1. Reset has been keyed while BOOTSTRAP is in control.</p> <p>2. Enable Keyboard (address = 01) and accept Special Function key input. Operator keys the desired SF key.</p> <p>NOTE: if any undefined SF' key is depressed, the "KEY SF" message re-appears and step 2 must be repeated.</p>	<p>1. Reset Trap Error.</p> <p>2. Inactive SF is keyed. Keyboard address 01. I/O Register Failure. I/O Lines Failure. CRB or KFN Failure. Keyboard Failure.</p>
<p>*"KEY SF'?" name platter</p>	<p>3. Enable specified disk.</p> <p>4. Search disk for desired file. If file cannot be found, Step 2 is repeated.</p>	<p>3. Improper disk address. I/O Register Failure. I/O Lines Failure. Disk Not Powered On. Disk Not Ready.</p> <p>4. Wrong Special Function key depressed. Wrong disk mounted.</p>

\*The name of the file to load and the platter to load from is displayed.

SYSTEM RESET  
Step-By-Step Breakdown of Function  
(Continued)

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
<p>"KEY SF'?" name platter "COMMENT"</p>	<p>5. Load desired file from disk into Memory NOTE: System files should contain a comment block containing file date. If a disk error results, the system error message will appear. Consult Error Recovery, for proper procedure. If a parity error occurs during loading 'P' will be displayed and the previous sector will be reloaded. If no control memory data is found, skip to step 9.</p> <p>6. Verify Control Memory. (Parity, LRC &amp; CRC). If an error results, the system error message will appear. Consult Error Recovery, for proper procedure.</p> <p>7. Check 8-Bit Data Memory. If an error results, the system error message will appear. Consult Error Recovery, for proper procedure.</p> <p>8. Control is passed to loaded system file which now takes over control. Consult proper system file documentation. (Address = 3000)</p>	<p>5. I/O Register Failure. I/O Lines Failure. Disk Problems.</p> <p>6. Memory Failure. WCM/RCM Instruction Failure.</p> <p>7. Memory Failure. Read/Write Instruction Failure.</p>

SYSTEM RESET  
Step-By-Step Breakdown of Function  
(Continued)

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
<p>"KEY SF'?"</p>	<p>9. Display Diagnostic Menu listing upon CRT.</p> <p>10. Enable Keyboard (address = 01) and accept Special Function key input. Operator keys the SF key of the desired diagnostic.</p>	<p>10. Inactive SF is keyed. Keyboard (address = 01) I/O Register Failure. I/O Lines Failure. CRB OR KFN Failure. Keyboard Failure.</p>
<p>"KEY SF'?" name platter</p>	<p>11. Go to Step 4.</p>	

### 3.9.3 SYSTEM ERRORS

The third grouping of error conditions is reported to the operator via a SYSTEM ERROR message on the CRT.

First, should memory fail, the following message will appear:

```
*** SYSTEM ERROR MMM XXXX ***  
PRESS RESET
```

where MMMM - PECM = Parity Error Control Memory  
              PEDM = Parity Error Data Memory  
              VECM = Verify Error Control Memory  
              VEDM = Verify Error Data Memory  
              XXXX - Various error information pertinent to the type of  
                    error.

Secondly, a disk error will result in the following message being displayed:

```
*** SYSTEM ERROR DISK 00XX ***  
PRESS RESET
```

where 00XX - is the Disk Error Code

The procedure used to recover from these SYSTEM ERRORS is similar. Therefore, the general procedure will be outlined and each error will be discussed.

The general procedure is:

- a) Key RESET in response to the "PRESS RESET" message on line 2 of the CRT.
- b) Choose one of the four following courses of action.
  1. Key SF'15 to resume, using the currently loaded system program (usually BASIC-2).
  2. Key SF'00-'05, '08-'013 to load BASIC-2 from disk 310, B10, 320, B20, 330, B30, 350, B50, 360, B60, 370 or B70.
  3. Key SF'16-'19 to load a diagnostic menu from disk 310, B10, 320, or B20, respectively.
  4. Key SF'28-'31 to load the Field Service Diagnostic menu from 310, B10, 320, or B20, respectively.

Use special caution when you choose #1 above: depending on what type of error and where it occurred, BASIC-2 may not function properly in all cases.

The following discussion will outline each of the SYSTEM ERRORS and what may be done, in particular, to recover from them.

#### 3.9.3.1 CONTROL MEMORY ERRORS

In both Data Memory and Control Memory, one bit has been set aside for parity error detection.

In Control Memory, the 24th bit (bit #23) of every micro-instruction is set aside for parity (it is turned ON whenever an even number of the remaining 23 bits turns on). This is called ODD Parity. This bit must be properly set when writing the instruction into Control Memory.

\*\*\* SYSTEM ERROR (PECM aaaa ddddd) \*\*\*

This error implies that bad parity was detected while the system was trying to execute an instruction from Control or BOOTSTRAP Memory.

Whenever the system detects bad parity in Control Memory (PECM message) during an instruction fetch, a branch is made to Control Memory address 8000 (HEX), located in the BOOTSTRAP PROMs. The BOOTSTRAP then performs its designated error routine and displays PECM aaaa, ddddd.

Bad parity may be the result of:

- a) dropping of bits by Control/BOOTSTRAP Memory
- b) picking up of bits by Control/BOOTSTRAP Memory
- c) writing bad parity to Control Memory
- d) defective parity checking logic

This error should be serious enough to warrant the executing of a Control Memory diagnostic. However, it may be possible to resume execution of the currently loaded system program. If the error is reported again, a Control Memory diagnostic should be run to locate the defective memory chip.

\*\*\* SYSTEM ERROR VECM aaaa \*\*\*

Case 1 (aaaa = 0000 thru 7FFF)

This error implies that the load of Control Memory from the disk was not successful. However, bad memory locations cannot be entirely ruled out.

This error is reported prior to a system program being given control and is the result of the program not being loaded properly into Control Memory.



The operator should attempt to reload that particular system program. However, should successive failures be reported, a Control Memory diagnostic should be run to determine if there are any bad memory chips. If no chips are reported defective, a CPU instruction may be failing, requiring a CPU diagnostic to be run.

Should the error be reported in low memory (i.e., address between 0000 and 0FFF) it may be necessary to change memory boards in order to load the diagnostic into memory.

Case 2 (aaaa = 8000 thru 83FF)

This error implies that the BOOTSTRAP Memory is not as expected.

This error may be caused from dropping or picking up bits by one or more of the three PROMs that make up the BOOTSTRAP.

Try to power on again, and if the problem still persists replace the BOOTSTRAP PROMs and perform a MASTER INITIALIZATION. If the error continues, the board may have failed or in some cases a microinstruction may have failed.

### 3.9.3.2 DATA MEMORY ERRORS

In Data Memory, a ninth bit allocated for each 8-bit byte is used in the same manner as described above. However, the CPU hardware determines the required state and sets this bit whenever a write is executed in Data Memory.

\*\*\* SYSTEM ERROR (PEDM ss.aaaa)\*\*\*

This error implies that bad parity was detected during a read of Data Memory.

Whenever the system detects bad parity in Data Memory (PEDM message) during a read from Data Memory, a branch is made to Control Memory address 8002 (HEX), located in the BOOTSTRAP PROMs. The BOOTSTRAP then performs another error routine and displays PEDM ss.aaaa.

Bad parity may be the result of:

- a) dropping of bits in Data Memory
- b) picking up of bits in Data Memory
- c) defective parity checking logic

This error should be serious enough to warrant the executing of a Data Memory diagnostic. However, it may be possible to resume execution of the currently loaded system program. If the error is reported again, a Data Memory diagnostic should be run to locate the defective memory chip.

\*\*\* SYSTEM ERROR (VEDM ss.aaaa)\*\*\*

This error implies that the area of data memory used for system constants (verb tables, match constants, messages), was not loaded properly when BASIC-2 was loaded. However, bad memory locations cannot be entirely ruled out.

This error is reported prior to a system program being given control. The operator should attempt to reload BASIC-2. However, should successive failures be reported, Data Memory Diagnostics should be run to determine if there are any defective memory chips.

### 3.9.3.3 DISK ERRORS

#### \*\*\* SYSTEM ERROR DISK 00XX \*\*\*

There are several possible DISK errors that may occur while BOOTSTRAP is trying to load a particular system program. The only recovery procedure that should be taken is to attempt to reload the particular system program.

The possible disk errors are:

#### DISK 0082

Error: File not in catalog

Cause: The file to be loaded does not reside on the platter specified.

Recovery: Make sure that the proper platter is properly mounted, that the proper disk drive was specified, and that the proper special function key was pressed. Press RESET, as prompted, and select the appropriate special function.

#### DISK 0088

This is a WRONG RECORD TYPE ERROR which occurs during a load when the format of the record read does not conform to the bootstrap format.

To recover from this error:

- a) Make sure that the proper platter is properly mounted, the the proper disk drive was specified, and the the program special function key was pressed. Press RESET, as prompted, and select the appropriate special function.

DISK 0090

Error: Disk Hardware Error

Cause: The disk did not recognize or properly respond to the system at the beginning of a read or write operation (the read or write has not been performed).

DISK 0091

Error: Disk Hardware Error

Cause: A disk hardware error occurred; i.e., the disk is not in file-ready position. This could occur, for example, if the disk is in LOAD mode or power is not turned on.

Recovery: Ensure that the disk is turned on and properly set up for operation. Set the disk into LOAD mode and then back into RUN mode, with the RUN/LOAD selection switch.

DISK 0092

Error: Disk Hardware Error

Cause: The disk did not respond to the system at the beginning of a read or write operation in the proper amount of time (time-out). The read or write has not been performed.

Recovery: Run program again. If error persists, reinitialize disk.

DISK 0093

Error: Disk Format Error

Cause: A disk format error was detected during a disk read or write. The disk is not properly formatted. The error can be either in the disk platter or the disk hardware.

Recovery: Format the disk again.

DISK 0094

Error: Format Key Engaged

Cause: The disk format key is engaged (the key should be engaged only when formatting a disk).

Recovery: Turn off the format key.

DISK 0095

Error: Seek Error

Cause: A disk-seek error occurred; the specified sector could not be found on the disk.

Recovery: Run program again. If the error persists, reinitialize (reformat) the disk.

DISK 0096

Error: Cyclic Read Error

Cause: A cyclic redundancy check error occurred during a disk read operation; the sector being addressed has never been written to or was incorrectly written.

Recovery: If the disk has been formatted, rewrite the bad sector or reformat the disk.

DISK 0097

Error: Longitudinal Read Error

Cause: A longitudinal redundancy check error occurred when reading a sector.

Recovery: Make sure the SYSTEM PLATTER is properly mounted in the operator specified disk unit. Key RESET, as prompted, and try to reload. If the error persists, try a backup platter.

DISK 0098

This is a DISK ADDRESSING ERROR which is caused when the disk sector being addressed is not on the disk.

To recover from this error

- a) Make sure that the disk is ready and the SYSTEM PLATTER is properly mounted in the operator specified disk unit. Key RESET, as prompted, and try to reload.
- b) If the problem persists, then BOOTSTRAP may be bad or the disk may have a problem.

NOTES:

## SECTION 4 SYSTEM GENERATION

### 4.1 GENERAL

When the 2200MVP is powered on, an operator at terminal #1 has the responsibility to "Master Initialize" the system and to load/execute the partition/peripheral configuration suited to the current application(s).

The process of Master Initialization (loading the BASIC-2 Operating System) creates a preliminary single-partition system that is controlled exclusively from terminal #1. No devices connected to the system--other than terminal #1 and the system disk--are available until total system configuration takes place. Configuration is performed either by execution of the BASIC-language system utility called @GENPART, or by the BASIC statement \$INIT (discussed in later text). As a part of Master Initialization, the system microcode (BOOTSTRAP) automatically loads and runs @GENPART, which is a file stored on the system disk. If @GENPART is not on the system disk, a READY message is displayed at terminal #1.

A system configuration created by either the standard @GENPART utility or by a customized version of @GENPART (using the \$INIT statement) remains in effect until the system is reinitialized. Note that @GENPART is always assumed (by the BASIC-2 Operating System) to be the name of the system generation/configuration utility, whether Wang-written or user-written.

When @GENPART is initiated, parameters from the previous configuration (called 'current') are automatically loaded. If the Wang version of @GENPART is used, a list of user-selectable options and previously-saved configurations is displayed.

On completion of Master Initialization and System Generation/Configuration, terminal #1 switches to console mode and functions like all other terminals connected to the MVP Central Processor.

After configuring the system, at least one backup copy of the system disk should be made. By taking this step, a user might prevent system "down time" that could result from accidental damage to the original system disk.



The COPY or MOVE statements are used for duplication of the system disk. (A detailed explanation of the COPY and MOVE statements is given in the 2200VP/MVP Disk Reference Manual, WL# 700-4081)

#### 4.2 SYSTEM POWER-UP, MASTER INITIALIZATION, AND GENERATING THE SYSTEM

The following explanation should provide the reader with enough information to power-up the system, Master Initialize the system, and configure the system.

##### 4.2.1 POWER-UP

To begin, switch AC power ON in the Central Processor, Workstation #1, and the System Disk Drive. After power is applied to the system, the prompt appears:

```
MOUNT SYSTEM PLATTER  
PRESS RESET
```

The system disk contains the BASIC-2 Operating System, as well as a variety of hardware diagnostics. When the disk drive achieves the ready state, steps may be taken to load the Operating System or hardware diagnostics via Special Function Keys on terminal #1. (Use of diagnostics is discussed in Chapter 6.)

Mount the system disk, then press the RESET key (located in the upper-right corner of the keyboard). The following prompt is displayed:

```
KEY SF'?
```

## 4.2.2 LOADING THE OPERATING SYSTEM

A Special Function Key must be depressed to specify the address of the disk drive in which the system disk is loaded.

The following options are available:

Key SF '00 to load BASIC-2 from the disk @ address 310 (Hex).  
Key SF '01 to load BASIC-2 from the disk @ address B10 (Hex).  
Key SF '02 to load BASIC-2 from the disk @ address 320 (Hex).  
Key SF '03 to load BASIC-2 from the disk @ address B20 (Hex).  
Key SF '04 to load BASIC-2 from the disk @ address 330 (Hex).  
Key SF '05 to load BASIC-2 from the disk @ address B30 (Hex).  
Key SF '08 to load BASIC-2 from the disk @ address 350 (Hex).  
Key SF '09 to load BASIC-2 from the disk @ address B50 (Hex).  
Key SF '10 to load BASIC-2 from the disk @ address 360 (Hex).  
Key SF '11 to load BASIC-2 from the disk @ address B60 (Hex).  
Key SF '12 to load BASIC-2 from the disk @ address 370 (Hex).  
Key SF '13 to load BASIC-2 from the disk @ address B70 (Hex).

### CASE #1: System Disk is a Diskette:

Normally, the leftmost diskette drive slot in the primary or default diskette unit is assigned Hex address 310 and the second drive slot is assigned Hex address B10. If there are two separate diskette units on the system, the leftmost drive slot on the second diskette unit is usually assigned Hex address 320; the second drive slot, Hex address B20.

### \*CASE #2: System Disk is a Fixed/Removeable Disk Drive:

Normally, the fixed platter in the primary or default disk unit is assigned Hex address 310 and the removable cartridge is assigned Hex address B10. If there are two separate disk units on the system, the fixed platter in the second unit is usually assigned hex address 320; the removable cartridge, Hex address B20.

In either CASE #1 or CASE #2, approximately 15 seconds are required for the BASIC-2 Operating System to be loaded into Control Memory. While this takes place, the following message will appear on the display screen of terminal #1:

```
LOADING: MVP BASIC-2 RELEASE X.X
```

When loading is complete, the system displays the "READY (BASIC-2)" message, unless the @GENPART partition-generation program is resident on the system disk. If such is the case, the @GENPART Partition Generator is automatically loaded after the BASIC-2 Operating System is loaded. (The @GENPART data file is normally on the system diskette.) Terminal #1 should then be ready for limited use, the other terminals are enabled only after configuring the system as desired with @GENPART or \$INIT.

If the wrong SF Key is depressed (i.e., if the system disk is mounted at address 310, but the operator depresses SF Key 01), an error message will be displayed:

```
***SYSTEM ERROR (DISK 00XX)***  
PRESS RESET
```

Recovery from such errors may be accomplished by simply pressing RESET, followed by the correct Special Function key. If RESET fails, turn the Central Processor OFF then ON again. If this latter step is required, Master Initialization will be repeated per paragraph 4.2.

In some instances, the Special Function key code is displayed. This may indicate that an incorrect disk address was specified, or that a disk I/O controller has failed. Check the I/O controller address, or replace the I/O controller if that board is suspected to be defective.

### 4.2.3 PARTITION GENERATION

Configuration parameters must now be passed to the Operating System. As stated previously, the @GENPART program is automatically loaded and executed when it is resident on the system disk (no operator intervention required). If such is the case, immediately following Master Initialization (RESET, KEY SF'?) the @GENPART menu will be displayed at terminal #1, instead of the READY message. (The "READY (BASIC-2)" message will appear once @GENPART has finished execution.) If so desired, the user may elect to customize the BASIC language @GENPART program, thus providing more suitable display prompts (etc.) for his specific needs.

Basically, using either method of partition generation (@GENPART or \$INIT), the operator has control over the following:

(Explanations follow in subsequent text)

- \* Number of partitions
- \* Size of each partition
- \* The terminal associated with each partition
- \* The "programmability" of each partition
- \* The "bootstrap" program for each partition
- \* Addresses of the peripherals connected to the system
- \* Access to peripherals
- \* The "system message"

#### Standard Partition Generation:

The standard Wang "@GENPART" program has two important provisions for user convenience:

- 1) If partition-generation modules have been previously defined, a list of those module names will be displayed on the @GENPART menu screen. The user can select and load one of these modules using the following procedure:
  - a) First, type in the name of a previously-saved configuration module, then press RETURN.

- b) Depress Special Function key '15, causing the system to begin execution with the presently-loaded partition configuration module.
- 2) If the user wishes to define a new partition module, he can do so by depressing any of the other Special Function keys; this action initiates partition generation.

NOTE:

It may be useful to depress the large FN (HELP) key in the upper-left part of the workstation key pad; descriptive information will be automatically provided on the screen that explains the partition generation process. (Depress the RETURN key to see successive screenloads of instructions.)

When the BASIC-2 Operating System is fully loaded, the @GENPART menu should appear:

		<u>LIST OF OPTIONS:</u>
<u>LIST OF STORED CONFIGURATIONS (# PARTITIONS)</u>		
1. current	(X)	SF'00 - CLEAR PARTITIONS
2. ....		SF'01 - CLEAR DEVICE TABLE
		SF'02 - DIVIDE MEM. EVENLY
		SF'04 - EDIT PARTITIONS
		SF'05 - EDIT DEVICE TABLE
		SF'06 - EDIT \$MSG
		SF'08 - LOAD CONFIGURATION
		SF'09 - SAVE CONFIGURATION
		SF'10 - DELETE CONFIGURATION
		SF'15 - EXECUTE
		FN - HELP

CONFIGURATION "CURRENT" LOADED. NAME OF CONFIGURATION TO LOAD? \_\_\_\_\_

## DESCRIPTIONS OF @GENPART SPECIAL-FUNCTION OPTIONS

SF' 00 - Clear Partitions: Clears partition-configuration parameters currently in memory, allows the user to specify the total number of terminals and the total number of partitions in each bank, then automatically advances to SF'04 (Edit Partitions). The Master Device Table is not altered when this function is selected. Any number of partitions between one (1) and sixteen (16) that will not exceed the available memory capacity is allowable. (Note that since each partition must be 1.25K (16 partitions, max.) and since there is a 3K Operating System overhead space to account for, the minimum memory size that will accommodate 16 partitions is  $(1.25K \times 16 \text{ partitions}) + 3K = 23K$ .)

SF' 01 - Clear Device Table: Clears Master Device-Table parameters currently stored in memory, resets default peripheral addresses to Hex 215 (printer), 310 (System Disk), and 320 (secondary disk), allocates these devices to all users (specifies common access), then advances to SF'05 (Edit Device Table). (Default device addresses can be edited, if necessary, using SF' 05.)

SF' 02 - Divide Memory Evenly: Divides remaining User Memory equally among the number of partitions specified with SF' 04.

SF' 04 - EDIT Partitions: Displays and allows editing of partition parameters such as size, terminal assignment, programmability, and name of bootstrap program. SF'04 does not allow addition or deletion of defined partitions in an existing configuration.

Descriptions of EDIT functions follow:

1. Number of partitions: From one (1) to sixteen (16) partitions may be created.
2. Size of partitions: Any size greater than--or equal to--1.25 kilobytes is allowable. This specification is made in 256-byte (1/4K) increments. The maximum allowable size is 61K (64K minus 3K for housekeeping).

3. The terminal associated with each partition: Any terminal number from 0 to 8 is valid; terminals 1 to 8 are the actual user-terminals connected to the system; terminal number 0 is a non-existent "dummy" or "null" terminal. All partitions must have a terminal assignment, even if the 0 (null; non-existent) terminal is specified, and even if there are partitions that will contain "background jobs" that never print on the CRT or require keyboard entry. In general, any singular partition may be placed in assignment with any singular terminal; however, a singular terminal may be specified to be in assignment with several partitions, in order to create a multiple-partition "personal" system. In general, the lowest-numbered partition(s) to be placed in a state of assignment with a terminal should contain the foreground (interactive) jobs for that terminal. Background jobs should be placed in the higher-numbered partitions within that assignment. Only the terminal that has been specified to be in a state of assignment with a particular partition can list or modify the program in that partition. Finally, note that while it is possible for partitions to access global program text and modify global variables, it is not possible for non-global partitions to list or modify program text in a global or universal-global partition.
4. Programmability of partitions: Any partition can be specified for the "disabled programming" mode, whereby that partition is inhibited from certain operations. Terminals attached to "disabled programming" partition(s) are inhibited from entering or modifying program text, or from performing certain other system operations. Thus, the operator is prevented from inadvertent or unauthorized use of protected or restricted programs and data.
5. Bootstrap programs for partitions: Any program that resides on the system disk can be loaded into a partition and run automatically when a configuration is executed. When no bootstrap program is specified for a partition, the 'READY' display will appear on the CRT once the configuration has been executed.

SF' 05 - EDIT Device Table: Displays and allows editing of device addresses for all peripherals. All peripherals connected directly to I/O controllers must be specified in the Master Device Table (this, of course, excludes terminals and local printers connected to them). Console device addresses (i.e. Hex 005--CRT, 001--keyboard, 204--local printers) are not specified in the Master Device Table, nor may they be specified using SF'05; these are specified in each partition device table. Partition Device-Table specifications and modifications are discussed later in this section.

By default, all system peripheral devices listed in the Master Device Table are available to all partitions. However, devices can be given exclusive assignment with one partition until the next system configuration is executed. This is accomplished by entering, in the Master Device Table, the number of the partition that is to have control of the device. For disk controllers that respond to more than one address, only the primary address must be specified in the Master Device Table (i.e. Hex 310 but not B10, 350, 390, etc.). For all other multi-address controllers, all valid addresses must be listed.

SF' 06 - EDIT \$MSG: Displays and allows editing of a user-defined broadcast message that will be displayed on each terminal's CRT whenever the READY message is displayed. The user-defined message is displayed on line 0 of the CRT, immediately above the "READY" message.

SF' 08 - Load Configuration: Loads a named configuration from the Configuration File, which is located on the system disk. To modify and/or execute any previously-defined configuration other than "current", this option must be used.

SF' 09 - Save Configuration: Save a system configuration in the Configuration File under a user-specified name (up to eight characters in length). If the user specifies a configuration name already used, @GENPART will verify that the user desires to replace the old configuration on disk file with the configuration currently in memory.

SF' 10 - Delete Configuration: Deletes a configuration from the Configuration File on the system disk.



SF' 15 - Execute Configuration: Allows the operator to review first, and then to execute, a configuration. This configuration will be automatically saved in the Configuration File under the name "current" when the configuration is executed. Once a configuration has been executed, the system may be reconfigured again only after the Master Initialization procedure has been repeated.

FN - Help: Displays @GENPART operating instructions.

#### 4.2.4 GENERATING A SAMPLE CONFIGURATION

The following example illustrates how, typically, @GENPART can be used to configure a system. In this example, a 2200MVP with 48K bytes of User Memory, three terminals, and telecommunications option are to be configured. The configuration (named "SAMPLE") will have four partitions. A 15K-byte telecommunications program will be designated for automatic bootstrapping, as a background job sharing terminal #1. Disabled programming will be specified for this partition so that it cannot be modified inadvertently. Remaining memory will be divided equally among the other three partitions.

In general, the order of executing @GENPART options is: (1) SF'08--to load a configuration, (2) SF'00--to modify this configuration by adding or deleting partitions, (3) SF'04--to create the new partition parameters, (4) SF'05--to create the Master Device Table, (5) SF'06--to create the broadcast message, (6) SF'09--to save the configuration with a name other than 'current', and (7) SF'15--to execute the configuration. Therefore, in the example that follows, these options are discussed in their probable order of use.

Load a Configuration (SF'08) (When @GENPART is first executed, this display occurs without pressing SF'08)

LIST OF STORED CONFIGURATION (#PARTITONS)

current (1)

CONFIGURATION 'current' LOADED. NAME OF CONFIGURATION TO LOAD? \_\_\_\_\_

The last configuration executed (called 'current') is automatically loaded. To load any other configuration, enter its name, then press RETURN. Since, in this example, a completely new configuration is to be created, press SF'00--Clear Partition.

Clear Partitions (SF'00) The program responds with a display that requests the total number of terminals that are to be configured into the system and the number of partitions that will be created. Available User Memory is automatically calculated and displayed. Note that the 3K of Operating System overhead space in bank #1 is automatically deducted from the available-memory quantity. Remaining memory is updated and displayed as memory is allocated to the partitions.

```
AVAILABLE USER MEMORY = 45K
REMAINING USER MEMORY = 45K
NO. OF TERMINALS?
NO. OF PARTITIONS?
```

In this example, there will be four partitions; enter 4 in response to the "NUMBER OF PARTITIONS?" prompt, and then key RETURN. The program automatically invokes option SF'04 (Edit Partition) to allow the editing of partition parameters.

Edit Partitions (SF'04) This option displays default parameters for all partitions and initiates a cycle of prompts for the altering of these parameters. The cycle recurs until another option is selected. The user is thus allowed to modify parameters for each partition. The display is updated each time an item is entered.

```
PARTITION SIZE (K)      TERMINAL PROGRAMMABLE PROGRAM
1      _____      1              Y
2      _____      2              Y
3      _____      3              Y
4      _____      4              Y
```

EDIT WHICH PARTITION (default = 1)?

In this example, the telecommunications program will be run in partition #2. Begin, therefore, by editing the parameters for partition #2. Enter 2, then key RETURN. An asterisk (\*) appears beside the number of the partition whose parameters are being edited, and the following series of prompts will be displayed in succession at the bottom of the screen:

```
PARTITION SIZE (default = 0)?
```

Any value greater than 1.25K and less than the amount of remaining User Memory is a valid response. Note that the default value (zero kilobytes) is not a legal value when a user specifies each partition size individually; however, when all remaining memory is to be divided evenly, a partition size of 0 (zero) is legal.

The telecommunications program that is to be run in this partition will require 15K. To allocate 15K of User Memory to partition #2, enter 15, then key RETURN. The following prompt should be displayed at the bottom of the screen:

```
TERMINAL (default = 2)?
```

The telecommunication program will be a background job controlled at terminal #1. To establish assignment between this partition (partition #2) and terminal #1, enter 1 and key RETURN. The following prompt then occurs.

```
ENABLE PROGRAMMING (Y or N)?
```

By default, programming is allowed for all partitions; however, to prevent inadvertent modification of the telecommunications program, "disabled programming" will be specified for partition #2. To specify disabled programming mode for this partition, enter N, then key RETURN. The name of a program to be automatically loaded into this partition is now requested as follows:

```
NAME OF PROGRAM TO LOAD?
```

The name of the telecommunication program that will be run in partition #2 is "TELE-COM". Enter "TELE-COM" and then key RETURN. When the configuration is executed, the telecommunications program will be automatically loaded from the system disk into partition #2, and will then be run.

At this point, editing of the parameters for partition #2 is complete. Partitions #1, #3, and #4 require further modification. Remaining memory is to be divided evenly between those remaining partitions. Press SF'02 (Divide Memory Evenly) and the remaining 30K should be distributed evenly among partitions #1, #3, and #4. The system returns to the initial "EDIT WHICH PARTITION?" prompt. All that remains is to establish assignment between terminal #2 and partition #3, and between terminal #3 and partition #4. Enter these values into the table for partitions #3 and 4. Upon completion of this operation, the table should appear as follows:

PARTITION	SIZE (K)	TERMINAL	PROGRAMMABLE PROGRAM
1	10.00	1	Y
2	15.00	1	N
3	10.00	2	Y
4	10.00	3	Y

Once all partitions have been edited, SF'05 is used to leave the "Edit Partition" cycle and then invoke the "Edit Master Device Table" option. Note that it is legal to exit the Edit Partition Cycle (SF'04) without answering all prompts; in this case, the specified default values are used by @GENPART and the Operating System.

Edit Device Table (SF'05) This option displays the default values resident in the Master Device Table. Notice that by default, every device specified is available to all users.

DEVICE	PARTITION	DEVICE	PARTITION
1.	/215	all	17.
2.	/310	all	18.
3.	/320	all	19.
.			.
.			.
.			.
16.			32.

EDIT WHICH ENTRY (default = 1)?

In this example configuration, a fourth device (telecommunications controller) is used, in addition to the three default devices. The device address of this controller is Hex 01C. To specify this device in the Master Device Table, enter "4", then key RETURN. An asterisk (\*) will appear beside the number 4 in the table. Several prompts are displayed in succession at the bottom of the screen; the table is updated each time an item is edited. The user is requested to enter the device address with the following prompt:

DEVICE ADDRESS (default = /000,/000 to delete entry)?

Enter /01C, then key RETURN. Another prompt now appears, and the user is requested to specify assignment for the peripheral device with one or more partitions:

ALLOCATE DEVICE TO WHICH PARTITION (default = all)?

For this example, enter a "2", then key RETURN to allocate the peripheral and its controller to partition #2. This display cycle will continue, in order to allow the user to edit all entries in the Master Device Table. When the parameters for all peripheral/partition allocations have been specified, the user can select another S.F. option to exit the "Edit Device Table" mode.

Broadcast Message (SF'06) When SF'06 is depressed, the following display occurs at the bottom of the CRT display.

BROADCAST MESSAGE:  
-----

NOTE:

The system is in EDIT mode during entry of the broadcast message. While in EDIT mode, all S.F. Keys revert to their system-defined EDIT functions. The S.F. Keys cannot be used for their @GENPART-defined functions until the entry of the broadcast message is complete and the system leaves the EDIT mode.

Any message in which the number of characters and spaces does not exceed the number of dashes displayed on the CRT is valid. For this example, enter \* \* \* THE SYSTEM WILL GO DOWN AT NOON \* \* \*. Now key RETURN. When the broadcast message has been entered, all partition-generation parameters for the example configuration have been specified. This configuration can now be saved for later use (SF'09) or executed (SF'15). Pressing SF'09 allows the operator to save this configuration on disk under a unique name.

Save Configuration (SF'09) When SF'09 is depressed, the following display occurs at the bottom of the CRT display.

CHECK CONFIGURATION TO SAVE. CONFIGURATION NAME? -----

NOTE:

In order to save a configuration, the system diskette must be write-enabled (i.e., unprotected; the write-protect notch must be covered). If the system disk is a hard disk, note that the hard disk is always write-enabled.

The configuration currently in memory will automatically be saved under the name 'current' (if the system platter is write-enabled). However, each time a new configuration is executed, the new parameters replace the old parameters in the 'current' file. In order to save a configuration so that it can be retrieved for future use, it should be saved under a unique name. The name to be used for this sample configuration is, appropriately, "SAMPLE". Enter "SAMPLE", then key RETURN. The configuration is saved under the name SAMPLE.

Execute Configuration (SF'15) Once all parameters of a configuration have been defined, the system configuration can be executed. To execute a configuration, press SF'15. The configuration table will appear near the bottom of the CRT, along with a prompt requesting the operator to verify the configuration parameters to be executed.

```
┌ CHECK CONFIGURATION OK TO EXECUTE (Y or N)?
```

If Y (RETURN) is entered, this configuration will be executed. If N (RETURN) is entered, the system returns to the beginning of the "Edit Partition" cycle (SF'04).

NOTE:

Once executed, a configuration can only be changed by first Master Initializing the system, and then, by specifying the new parameters.

Delete a Configuration (SF'10)

Since this exercise generates only a sample configuration, the configuration should be deleted, in order to save more space for actual configuration records. The following prompt will request which configuration to delete.

```
┌ DELETE WHICH CONFIGURATION?
```

Enter "SAMPLE", then key RETURN; the configuration will be deleted from the system disk.

#### 4.3 GENERATING EVENLY-DIVIDED PARTITIONS: A SAMPLE PROGRAM

Load the MVP BASIC-2 Operating System by keying the appropriate SF' key on terminal #1. Approximately thirty seconds later, the following should appear on terminal #1's display:

```
*** PARTITION GENERATION ***

LIST OF STORED CONFIGURATION (#PARTITIONS)          OPTIONS:
1. current (2) SF'00 - CLEAR PARTITIONS
                SF'01 - CLEAR DEVICE TABLE
                SF'02 - DIVIDE MEM. EVENLY
                SF'04 - EDIT PARTITION
                SF'05 - EDIT DEVICE TABLE
                SF'06 - EDIT $MSG
                SF'08 - LOAD CONFIGURATION
                SF'09 - SAVE CONFIGURATION
                SF'10 - DELETE CONFIGURATION
                SF'15 - EXECUTE
                    PN - HELP

CONFIGURATION "current" LOADED. NAME OF CONFIGURATION TO LOAD? _____
```

Key SF'00 to initialize all terminals and clear the partitions. The following will then appear:

```
*** PARTITION GENERATION ***

AVAILABLE USER MEMORY = 61K ( ) ( )
REMAINING USER MEMORY = 61K ( ) ( )
NO. OF TERMINALS? _____
NO. OF PARTITIONS? _____

OPTIONS:
SF'00 - CLEAR PARTITIONS
SF'01 - CLEAR DEVICE TABLE
SF'02 - DIVIDE MEM. EVENLY
SF'04 - EDIT PARTITION
SF'05 - EDIT DEVICE TABLE
SF'06 - EDIT $MSG
SF'08 - LOAD CONFIGURATION
SF'09 - SAVE CONFIGURATION
SF'10 - DELETE CONFIGURATION
SF'15 - EXECUTE
        FN - HELP
```



Answer the prompt "NO. OF TERMINALS?" prompt with the number of terminals on the system, then answer the "NO. OF PARTITIONS?" prompt. Enter the appropriate number, then key EXECUTE.

\*\*\* PARTITION GENERATION \*\*\*

AVAILABLE USER MEMORY = 61K  
REMAINING USER MEMORY = 61K  
PARTITION SIZE (K) TERMINAL PROGRAMMABLE

PROGRAM

1	-	1	Y
2	-	2	Y

OPTIONS:

SF'00 - CLEAR PARTITIONS  
SF'01 - CLEAR DEVICE TABLE  
SF'02 - DIVIDE MEM. EVENLY  
SF'04 - EDIT PARTITION  
SF'05 - EDIT DEVICE TABLE  
SF'06 - EDIT \$MSG  
SF'08 - LOAD CONFIGURATION  
SF'09 - SAVE CONFIGURATION  
SF'10 - DELETE CONFIGURATION  
SF'15 - EXECUTE  
FN - HELP

CHECK CONFIGURATION. OK TO EXECUTE (Y OR N)?

Key SF'02 - Divide memory evenly. Available memory should be apportioned equally among the number of terminals entered in the above step. The following should appear:

\*\*\* PARTITION GENERATION \*\*\*

AVAILABLE USER MEMORY = 61K  
REMAINING USER MEMORY = 0 K

PARTITION SIZE (K) TERMINAL

1	30.50	1
2	30.50	2

OPTIONS:

SF'00 - CLEAR PARTITIONS  
SF'01 - CLEAR DEVICE TABLE  
SF'02 - DIVIDE MEM. EVENLY  
SF'04 - EDIT PARTITION  
SF'05 - EDIT DEVICE TABLE  
SF'06 - EDIT \$MSG  
SF'08 - LOAD CONFIGURATION  
SF'09 - SAVE CONFIGURATION  
SF'10 - DELETE CONFIGURATION  
SF'15 - EXECUTE  
FN - HELP

EDIT WHICH PARTITIONS (default = 1)?

Finally key SF'15 (EXECUTE). A prompt will appear "CHECK CONFIGURATION. OK TO EXECUTE (Y OR N)?". Enter "Y" and key EXECUTE if the configuration is correct. All terminals should now display "READY (BASIC-2)": each terminal can now be used as an independent processor, a "personal" system.

#### 4.4 CUSTOMIZED PARTITION GENERATION

The user may, if he so desires, write his own partition-generation utility. Further description of this approach is given below; also, refer to the BASIC-2 Language Reference Manual (WL# 700-4080, 80.1, & 80.2) for a detailed description of the \$INIT statement.

##### Streamlining the @GENPART Program:

Once initially defined and stored on disk, configuration parameters in a specified system configuration can be passed to the Operating System and executed automatically during Master Initialization, with no operator intervention. REM statements near the beginning of the @GENPART program will tell the user how to streamline the program to operate in this manner.

##### Use of the \$INIT Statement:

When the Wang utility @GENPART does not meet a user's needs, it is also possible to create a customized configuration program using the BASIC-2 statement \$INIT.

\$INIT

General Forms:

Program Mode Statement: (Pass initial configuration parameters to the Operating System)

\$INIT (alpha-1, alpha-2, alpha-3, alpha-4, alpha-5 (, alpha-6)

Where:    alpha = literal-string  
                  alpha-variable

Immediate Mode Statement: (Reconfigure system)

```
$INIT "password"
```

Where: password = System reconfiguration password; this must be a literal string.

Once configured, the system can be reconfigured only by executing the "\$INIT password" statement at terminal #1. Control is passed to the system bootstrap; the message

```
MOUNT SYSTEM PLATTER  
PRESS RESET
```

is displayed, and the system can be loaded and reconfigured as if it had just been powered-up.

In order to protect against inadvertent reconfiguration, \$INIT can be executed at terminal #1 only. Additionally, reconfiguration is password-protected. An error results if the proper password is not included in the immediate-mode \$INIT command and reconfiguration does not occur. The default password is "SYSTEM"; thus, the operator on terminal #1 would enter:

```
:$INIT "SYSTEM"
```

in order to pass control to the system BOOTSTRAP. The password can be changed by passing a new password to the OS via the 'alpha-6' parameter in the \$INIT program statement (explanation follows). However, if the system is powered off, or if an immediate mode \$INIT is executed, the password reverts back to "SYSTEM". The password can be from 1 to 8 characters in length.

The user need not be concerned with the complex form of \$INIT, unless a customized partition-generator program is required. It is recommended that the Wang-supplied utility, "@GENPART," or a modified version of it be used for configuring the system, to ensure that the proper configuration parameters are passed to the Operating System. If \$INIT parameters are not properly set, the system may be erroneously configured, produce unpredictable errors, and/or lock out all terminals. In order to restore operation following any of these error conditions, it may be necessary to power the CPU off and on (reinitialize the system).

Configuration parameters are defined as follows:

alpha-1 = size of each partition.

Length of string = 17.

Size = binary value indicating number of 256-byte pages of memory  
allocated for a partition.

Byte 1 = size of partition 1.

Byte 2 = size of partition 2.

.

.

.

Byte n = size of partition n.

Byte n+1 = HEX (00).

alpha-2 = terminal number for each partition.

Length of string = 16.

Terminal number = (in binary) of terminal assigned to a partition.

Byte 1 = terminal number for partition 1.

Byte 2 = terminal number for partition 2.

.

.

.

Byte n = terminal number for partition n.

Remaining bytes must = HEX (00).

alpha-3 = partition modes.

Length of string = 16.

Mode, bit 01 = 1 if and only if programming is not allowed on this  
partition.

Mode, bit 02 = 1 if and only if a program is to be bootstrapped  
into this partition.

Byte 1 = mode of partition 1.

Byte 2 = mode of partition 2.

.

.

.

Byte n = mode of partition n.

alpha-4 = bootstrap program name for each partition.

Length = 128 bytes.

Bootstrap program name = 8-byte literal-string specifying the program to be automatically loaded and run after partition generation.

1st 8 bytes = bootstrap name for partition 1.

2nd 8 bytes = bootstrap name for partition 2.

.

.

.

Nth 8 bytes = bootstrap name for partition n.

alpha-5 = device table.

Length of string = 99.

A device is specified by 3 bytes.

1st byte, low 4-bits = device-type (disk must be 3 or B).

2nd byte = physical device-address.

3rd byte = number of the partition for which the device is to be opened (0 if none).

1st 3 bytes = device specification for device 1.

2nd 3 bytes = device specification for device 2.

.

.

.

Nth 3 bytes = device specification for device n.

(N + 1) 3 bytes = 000000<sub>16</sub>

alpha-6 = reconfiguration password.

Length of string = 8

1st eight bytes are the password.

Example of Valid Syntax:

```
$INIT "SYSTEM"
```

```
10 $INIT (S$,T$,M$,N$(),D$)
```

```
20 $INIT (S$,T$,M$,N$(),D$, P$)
```

## 4.5 COPYING THE SYSTEM DISK

### Using Floppy Disk:

1. Be sure the Write-Protect Notch on the backup diskette is covered (the diskette must be unprotected, write-enabled). Insert the backup diskette into the leftmost slot of the primary diskette unit (address 310). Ensure that the Write-Protect Notch on the system disk is uncovered (protected from write operations, write-disabled) and insert the system diskette into the second drive slot.
2. The backup diskette must be formatted before any information can be written on it. The FORMAT button is surrounded by a protective ring to prevent accidental activation of the formatting procedure; this is a safety feature. (The formatting operation erases any data stored on the diskette.) To format the diskette, use the tip of a pen or pencil to depress the FORMAT button on the disk control panel, located above Drive #1. The FORMAT button must be held in for approximately 1/10<sup>th</sup> of a second; the Format lamp above the drive slot should light.
3. When formatting has been completed, a message will be displayed to that effect. Enter COPY RF or MOVE RF and then RETURN to create a backup copy of the system disk.

### Using a Hard Disk Platter -- 2260C, 2260BC, 2280 ONLY:

1. Insert the backup removable cartridge into the disk drive (address Hex B10). Note that the system disk (to be copied) is the fixed platter, resident in the same disk drive.
2. The backup cartridge must be formatted before any information can be written on it. (The formatting operation erases any data stored on the disk.) To format the backup removable cartridge, clear the CPU and then load "@FORMAT" from the system disk.

EXAMPLE:        CLEAR (Return)  
                  LOAD DCF "@FORMAT" (Assuming default address to be Hex 310)  
                  RUN (Return)

3. When formatting has been completed, a message will be displayed to that effect. Enter COPY FR or MOVE FR and then RETURN to create a backup copy of the system disk.

Using a Hard Disk Platter -- 2260B ONLY:

1. Insert the backup removable cartridge into the disk drive (address Hex B10). Note that the system disk (to be copied) is the fixed platter, resident in the same disk drive.
2. To format the backup removable cartridge, place the platter-select switch, located on the disk processor chassis front panel, in the "UP" position (this selects the removable cartridge). Turn the format KEY switch to the right (clockwise). Depress the yellow format button located next to the KEY switch. The yellow lamp located next to the yellow pushbutton switch should illuminate, indicating that formatting is in-process. When the yellow lamp extinguishes--and the red error lamp should not be on at this time--formatting is complete and the key switch should be turned off (to the left, counter-clockwise).
3. Enter COPY FR or MOVE FR and then RETURN to create a backup copy of the system disk.

#### 4.6 MODIFYING DEVICE TABLE ENTRIES

Master Device Table Modifications:

Refer to the EDIT DEVICE TABLE function (SF'05) in the @GENPART discussion given earlier in this section.

## Partition Device Table Modifications:

Device Table entries can be modified either explicitly, with a SELECT statement, or implicitly with a CLEAR command, the RESET key, or Master Initialization of the system. In general, therefore, Partition Device Table entries remain in effect until one of the following operations is performed:

- . A SELECT statement is executed explicitly redefining one or more specified entries
- . A CLEAR command with no parameters is executed
- . The system is Master Initialized (see below);

Whenever necessary, the Partition Device Table can be displayed for debugging purposes by using the BASIC statement LIST DT (List Device Table).

LIST DT displays, in hexadecimal notation, the device table belonging to the partition/terminal originating the LIST DT statement. The Partition Device Table is displayed at the requesting terminal. More detailed information concerning partition device-table modifications can be found in the 2200MVP Reference Manual: WL#700-4080

## 4.7 SPECIAL PROGRAMMING CONSIDERATIONS

### 4.7.1 Time-Dependent Software

1. The execution time of a given program varies from one machine to another. Execution on the MVP depends upon the current load of the CPU.
2. 2236D CRT refresh speed, 19.2 Kilobaud, is much slower than in 2226 CRTs. Thus, programs written to update the entire screen may affect the operating speed of the system.



3. LINPUT rather than KEYIN is recommended for data entry, since response time with KEYIN will vary, and LINPUT requires no CPU processing between keystrokes.
4. Using FOR/NEXT loops for delaying, (e.g., maintaining a message on the screen for a specified amount of time) uses excessive CPU time. Delay time varies depending upon the current work load of the CPU. Use of the SELECT P statement is recommended.
5. Instrumentation that is critically timed by the program may not work properly.

#### 4.7.2 Peripherals

1. For line printers, plotters, 2228R and any other device that must be allocated to a specified user for a period of time, new \$OPEN and \$CLOSE statements are provided. Other than making certain that these statements are added, the programmer need not change the body of a program.
2. All Console Input, INPUT, and LINPUT statements utilize 2236MXD controllers. Therefore, these statements may not be used with the Model 2250 or telecommunications-control boards. This means, further, that the echo characters may not be sent to the line printer.

#### 4.7.3 \$GIO Restrictions

1. CBS is not issued to the 2236MXD.
2. Input not allowed from 2236MXD (i.e., console keyboard).
3. Timeouts and delays are allowed for output; however, the timeout or delay value is a minimum time. The value applies to the execution time allocated to this program; if other programs are executing, the actual delay time will be longer than specified.
4. There is an implicit timeout (with error) of 1 millisecond for input (non-MXD). A timeout of up to 10 ms can be specified.

#### 4.7.4 I/O Statement Restrictions

The following chart defines which devices the MVP Operating System permits the statement to communicate with. ERR #48 results when a BASIC statement addresses an illegal device.

STATEMENT OR OPERATION:	2236D	2236D	2236D	DEVICES OTHER
	TERMINAL	TERMINAL	TERMINAL	THAN 2236D
	KEYBOARD	CRT	LOCAL PRINTER	TERMINALS
Console Output*		X	X	X
PRINT		X	X	X
PRINT USING		X	X	X
HEXPRINT		X	X	X
LIST		X	X	X
PLOT		X	X	X
Console Input	X			
INPUT	X			
LINPUT	X			
KEYIN	X			X
\$IF ON/OFF	X			X
\$GIO		X	X	X
SELECT ON (interrupt)				X
Disk Statements				X

\*Console Output (keystroke echo, error, END, STOP messages, and LINPUT and INPUT prompts) is always directed to the terminal CRT except for TRACE output which can be selected to another device (such as a printer).

#### 4.7.5 Default Disk Address

Unlike the 2200VP, whose default disk address is always /310 after power on, the MVP's default disk address after power on is set to the address of the disk from which the system was loaded. That is

```

SF'00 sets default address to /310
'01          /B10
'02          /320
'03          /B20
    
```

After partition generation, the default disk address for each partition is set to the default disk address of partition #1 at the time of partition generation.

#### 4.7.6 Continue

The MVP supports CONTINUE as an Immediate Mode statement rather than a command. Thus, CONTINUE need not be the only statement on a line; however, no statements may follow CONTINUE on the Immediate Mode line. This feature of CONTINUE is useful when program execution is to be continued with the terminal released to another partition. For example,

```
: $RELEASE TERMINAL : CONTINUE
```

#### 4.8 PROGRAMMING THE 2209A ON THE 2200MVP

The present \$GIO sequences, documented in table 4-1 of the 2209A manual, will lead to an input timeout error (I92) on the MVP. The MVP cannot allow one partition to wait for an input strobe (8607) for a long time, as this would be unfair to other users. The MVP hardware does not permit the MVP to switch users once an 860X microcommand has begun, because data may be lost in the process. The solution is to wait for the tape drive controller to become ready (1020) before asking the board for input. Thus the change to the \$GIO sequence is to insert a 1020 microcommand after a CBS (44xx) that causes tape motion and before the single character input (8607) that follows the tape motion commands.

As mentioned in the 2209A manual, it is not necessary to keep the tape controller board enabled throughout an entire tape operation. The example of a look ahead read is given. In the example, the \$IF ON statement is an acceptable substitute for the wait for ready micro-command (1020).

```
10 #GIO READ/07B (4400 1020 8607 442A C220, A$) B$ ()  
or  
20 $GIO LOOK AHEAD READ /07B (4400, A$)  
. . .  
30 $IF ON /07B, 500  
. . .  
500 $GIO READ CONTROLLER BUFFER /07B (1020 8607 442A C220, A$)
```

In the previous example, \$IF ON and the 1020 microcommand in line 500 are redundant.

Another important MVP change is the increased importance of Master Reset (459C). The reset key on the 2236D console WILL NOT reset the tape drive controller. If a reset from the console happens to occur in the middle of the execution of a tape drive \$GIO sequence, the tape drive controller will be left in an unpredictable state. In such cases, it is important that tape drive controller be reset by sending a CBS of HEX (9C) without waiting for ready (459C).

The Status \$GIO sequence is currently documented as allowable at any time (CBS of 88 without waiting for ready). Experience has shown that reading controller status during tape operations sometimes interferes with proper controller operation. The status sequence should be used to read tape drive status when the tape is not in motion (448B rather than 458B). \$IF ON or the \$GIO micocommand 1010 should be used to test for "tape operation complete".

On the VP and MVP, the \$GIO sequence 1300 A000 is a faster multi-character output than the A200 in the present tape drive manual.

To summarize, the new recommended VP/MVP \$GIO sequence for the 2209A tape drive are listed below:

Backspace file	\$GIO BSF /07B (4405 1020 8607, A\$)
Backspace record	\$GIO BSR /07B (4404 1020 8607, A\$)
Forwardspace file	\$GIO FSF /07B (4402 1020 8607, A\$)
Forwardspace record	\$GIO FSF /07B (4408 1020 8607, A\$)
Read	\$GIO READ /07B (4404 1020 8607 442A C220, A\$) B\$()
Rewind	\$GIO REWIND /07B (4446 1020 8607, A\$)
Write EOF	\$GIO WEOF /07B (4403 1020 8607, A\$)
Write Gap	\$GIO WGAP /07B (4407 1020 8607, A\$)
Write	\$GIO WRITE /07B (4429 1300 A000 4401 1020 8607, A\$) B\$()
Look Ahead Read (Subset of Read)	\$GIO LAR /07B (4400, A\$)
Finish Read (Subset of Read)	\$GIO FR /07B (1020 8607 442A C220, A\$) B\$ ()
Buffer Write (Subset of Write)	\$GIO BW /07B (4429 1300 A000 4401, A\$) B\$ ()
Finish Write (Subset of Write)	\$GIO FW /07B (1020 8607, B\$)
Master Reset	\$GIO RESET /07B (459C, B\$)
Status	\$GIO STATUS /07B (448B, 1020 8706, B\$)

NOTES:

SECTION 5  
SYSTEM-LEVEL THEORY OF OPERATION

5.1 INTRODUCTION

Overall operation of the 2200MVP is handled collectively by hardware, firmware, and software; however, the key to understanding how each major element of the system interacts with others comes by first understanding the method of memory control used in the Central Processor. This discussion will therefore commence in that general area.

5.2 MEMORY RESOURCES IN THE 2200MVP

There are two random-access memory units in the 2200MVP--Control Memory and User Memory.

Microcode for the Operating System is contained in (loaded into) Control Memory. The Operating System is a software package dedicated to central processor time management, system memory management, and I/O operations management. Control Memory comprises twenty-thousand 24-bit words, and that microcode is not accessible to users.

Physically separate from Control Memory is the RAM space allocated for User Memory (also referred to as "Data Memory" in other sections of this manual)--for storage of user programs, user data, and other information needed for correct user program execution. User Memory is divided into areas known as "banks". In the 2200MVP, a maximum of four banks are possible. A system containing from 16 to 64 kilobytes of User Memory uses only bank #1. In that first bank, memory may be added in 16K increments up to the 64K maximum. Memory in banks 2 and 3 may be added only in 32K increments. User memory in bank #4 may be added only in the full 64-Kilobyte size.

5.3 MULTI-USER MEMORY MANAGEMENT

In a multiple-user system such as the 2200MVP, system resources must be shared. The simplest technique of sharing user memory space is called "partitioning".

Normally, the word "partition" means "a dividing wall". However, in the computer industry, the word has come to mean the space enclosed by the wall, rather than the wall itself. Henceforth, when discussing partitioned memory management, the "partition" is a block of memory space with specified address boundaries; it is not a boundary itself. The 2200MVP is configured such that each user is allocated one or more blocks (partitions) of User RAM which belong exclusively to him.

#### 5.4 PARTITIONING 2200MVP USER MEMORY

##### 5.4.1 MASTER INITIALIZATION -- A PREREQUISITE FOR PARTITIONING

During Master Initialization, before user partitions are generated and allocated for system users, a "system-use" block--comprising the first 3K in Bank #1 of User (Data) Memory--is established for Operating System housekeeping. (For this preliminary allocation, the Operating System might be loosely thought of as another "user" of User RAM space, requiring its own partition.)

##### 5.4.2 GENERATING THE PARTITIONS

The number of partitions to be created and the amount of User Memory to be allocated to each partition are specified by the user in a process called "partition generation". This process also involves specifying certain attributes for each partition and supplying the addresses of peripheral devices connected to the system.

Once the Operating System has been loaded into Control Memory (thus completing Master Initialization), the special utility program "@GENPART" is loaded and executed at terminal #1. This program leads the system operator through the necessary steps for "partition generation". A series of display prompts appear at terminal #1 which require the user operating that terminal to supply information pertinent to each partition and each shared peripheral device.

A "system configuration" is created by the @GENPART utility. Once created, a system configuration can be saved on disk for later recall. For this reason, a system configuration need be defined only once. A variety of system configurations can be created for different processing requirements; the operator can then select an appropriate configuration, as needed.

When the user has provided all of the information requested by @GENPART, or when the desired saved configuration is selected from the @GENPART display, the BASIC-2 statement \$INIT must be executed. In the case of the Wang version of @GENPART, execution of \$INIT is accomplished by keying SF 15. \$INIT directs the Operating System to allocate resources as prescribed in @GENPART, in order to create the desired system configuration. Note that the \$INIT statement alone (customized configuration) may be used instead of the Wang @GENPART program. In either case, it is the \$INIT statement which ultimately causes configuration to be carried out.

Once partition generation (partition allocation) has been implemented, each partition can be handled much like the entire user memory space of a single-user 2200 System: program text can be entered by a user, starting near the low end of his allocated partition, and his text entry progresses with ascending User Memory addresses; variable data for that program can be entered starting at the end (highest address) of his partition, and entry of that data progresses with descending User Memory addresses. This information will be illustrated in a partition-scheme diagram which appears in subsequent text of this section.


The MVP Operating System and CPU hardware will support a maximum of 16 partitions and 8 system users. All 16 partitions may be allocated to a single user, or multiple-partition configurations may be created for each user. The 16 partitions (maximum configuration) may reside entirely within a single bank, or may be split up between all four banks (as could be the case for a 256K MVP). One restriction, in regards to this latter statement, is that each partition must be defined wholly within the confines of a bank; that is, no user partition is allowed to extend from one bank to the next.

NOTE:

The first 8K of banks 2, 3, and 4 are non-addressable, due to certain constraints of the MVP Operating System; this means that prior to partition generation time, there is only 56K (maximum loading) left for partitioning in each of those banks. A 256-Kilobyte MVP therefore provides an actual total of 229 Kilobytes for partitioning of User Memory. (61K in bank #1, plus 56K each for banks 2, 3, & 4)



FIGURE 5-1 2200MVP USER MEMORY




5.4.3 PARTITION SIZE & INTERNAL ALLOCATIONS

Partition sizes are specified in 256-byte (1/4K) increments. ~~The~~  
~~maximum size that may be specified for an individual partition is 132K.~~ The  
 guideline for maximum partition size is, as explained previously, that each  
 partition must be defined wholly within the confines of a bank; no user  
 partition is allowed to extend from one bank to the next.

The first 947 bytes of each partition is used by the Operating System  
 for the operational "Housekeeping" requirements of that partition (this is  
 not to be confused with the "system-use" block in bank #1). Within each  
 partition, there is also a User Program Text area, a Work Buffer, a Free  
 Space area, a Value Stack, and a User Data Space (further explanation  
 follows). Realize that neither the 947-byte housekeeping space, nor the  
 Work Buffer, nor the Value Stack in each partition is addressable by the  
 user; instead, values are stored in and retrieved from those blocks by the  
 Operating System, according to the the conditions of execution existing in  
 that partition at any given moment.

FIGURE 5-2

INTERNAL PARTITION ALLOCATIONS



The Value Stack is not of fixed size; it expands and contracts in size during the course of program execution, and its size is zero prior to program execution. Typically, the Value Stack serves as a storage space for transient operands during the evaluation of mathematical expressions; subroutine return address information is also stored here, as required by the user's program.

The Work Buffer "floats" at the end of the Program Text area in memory. It is used to temporarily store information transferred into memory from the keyboard's input buffer, as well as for temporary storage of data for certain system functions such as LIST DC, MOVE and COPY. Immediate Mode lines and

system commands transferred to the Work Buffer are immediately executed and then cleared; numbered program lines are moved from the Work Buffer area to the Program Text area so that they will be threaded into the user's program.

The Work Buffer can become as large as necessary (subject to available space) to contain an entered line. In every case, however, the system reserves a fixed minimum of 192 bytes for the Work Buffer.

When the addition of a new program line or variable threatens to overlap into the minimum buffer area, a memory overflow error is signaled, and the program line or variable is not stored.

The actual amount of free space that exists in a partition at any given moment may be calculated by the two BASIC functions SPACE and END. Before computing this free space, the system automatically subtracts 192 bytes from the available space (for the minimum Work Buffer area). Thus, if END and SPACE return free space values of zero, there remains a minimum of 192 bytes still available for the Work Buffer.

It is important to recognize that a situation may arise in which initially, there is sufficient free space to enter a program, but not enough free space to execute the program; this occurs when execution of a user's program causes the Value Stack to expand beyond its allowed free-space limitations. The "SPACE" function can be used to determine just how much free space actually is available. Free space must be checked at the point during program execution where the Value Stack attains its maximum size. Typically, this condition occurs when the program executes the innermost loop in series of nested loops. SPACE can be executed in that innermost loop to determine how much free space is available at that point.

The SPACE function returns, to the workstation screen, the amount of memory not currently occupied by program text or data, minus the amount occupied by the Value Stack. This value represents the actual amount of free space in memory at any point during program execution.

The END function does not subtract the space taken up by the Value Stack.

### The Meaning of "Negative" Free Space:

Although the system ensures that a minimum of 192 bytes always remain unoccupied by program text or variables in memory, it does permit the Value Stack to utilize a portion of this minimum buffer area. Up to 128 bytes of the 192-byte minimum Work Buffer can be used by the Value Stack. This fact implies that a program can be run even when memory is legally "full," since additions to the Value Stack during execution can overlap into the reserved Work Buffer area. Note that in this case the SPACE function would return a negative free space value. To understand why this is so, consider the following:




FIGURE 5-3

"Negative" Free Space

When memory is so fully packed that the Value Stack must occupy part of the minimum buffer area, size of the Value Stack is subtracted from zero by SPACE, yielding a negative free space figure. Thus, a free space value of -100, returned by SPACE, indicates that memory is legally "full"; however, 100 bytes of the reserved minimum buffer have been used by the Value Stack. Since a maximum of 128 bytes of the minimum buffer area can be used by the Value Stack, SPACE cannot return a value less than -128. When the Value Stack requires more than 128 bytes of the buffer, a memory overflow error is signaled.

## 5.5 THE SERVICING OF PARTITIONS

### 5.5.1 TIME-SLICE PROCESSING

The MVP CPU services each partition (max.= 16) in a repetitive, ordered sequence. Each partition is given a standard 30 ms. "time slice", during which exclusive use of the CPU is granted. A limited number of program or immediate-mode operations can be executed during this interval. For this purpose, the CPU has a 30-millisecond timer which is set at the beginning of each timeslice; this clock is checked periodically for expiration of the 30-ms limit. For reasons which will be explained in subsequent text of this section, note that time slices are not always allowed to last the full 30 ms.

When a partition's time slice ends, the Operating System saves (stores) all current status conditions for that partition. The Operating System then proceeds to load the status of the next partition into the CPU and begins a new 30-ms time slice. The exact moment when execution is halted in a partition is called the "breakpoint" of the time slice. The programmer cannot predict in advance when a breakpoint will take place, but the occurrence of breakpoints is of little or no concern to him. Further, since the ordered time slice arrangement is repeated at high speed, all user programs appear to operate simultaneously.

Whenever a partition is given a new time slice, conditions that existed at the end of that partition's previous time slice will be restored, and processing for that application resumes for the duration of the new time slice.

### 5.5.2 BREAKPOINTING

As previously mentioned, a time slice does not always last exactly 30 milliseconds. Unlike many operating systems, the MVP Operating System will cause breakpoints whenever it is convenient or advantageous, rather than only allowing breakpoints to occur upon expiration of the the CPU time-slice clock. Specifically, under the direction of the Operating System, a breakpoint may occur if a peripheral device being addressed is busy, or if a peripheral device being addressed is being "hogged\*" by another partition; either condition is called an "I/O breakpoint".

---

\* "Hogging" of system peripherals will be explained in paragraph 5.11.

For instance, if the partition that has the current time slice attempts a disk access, and if the disk is temporarily being "hogged" (used exclusively) by another partition, the hogging condition is quickly detected and a breakpoint occurs in the current partition's time slice.

The term "I/O breakpoint" should not be confused with "program breakpoint". Program breakpoints are conditional, scheduled halts in a user's program; they are a means, for instance, of monitoring an I/O port for pending data entry requests. Program breakpoints are written into the user's program by the user.

I/O breakpoints differ from program breakpoints in that the partition interrupted by an I/O breakpoint is specifically marked "waiting for I/O" by the Operating System. When that partition is given another time slice, the Operating System takes only microseconds to decide whether I/O processing may proceed or whether the partition is still waiting for the I/O device and must therefore be bypassed. The Operating System temporarily bypasses that partition as effectively as if it had been entirely removed from the system during the I/O waiting period.

The CPU is much faster than any of its peripherals, and for this reason, breakpointing during I/O allows the MVP to perform work with other partitions while the I/O operation is still being carried out. For example, when a program uses KEYIN to receive data from a keyboard, the CPU can give time slices to other partitions between operator keystrokes. In a similar manner, several partitions can be serviced by the CPU during a carriage return on a 2221W printer.

## 5.6 ASSIGNMENT, ATTACHMENT, and FOREGROUND/BACKGROUND PROCESSING

### 5.6.1 ASSIGNMENT

Although system resources must be shared in the 2200MVP, each user is given the impression of having his own personal system--his own terminal, his own memory, his own peripherals. As previously explained, the exact configuration of each user's "personal system" is specified by an operator at partition generation time. Partitions and terminals configured (by the Operating System) into one such "personal" system are said to be in a state of "assignment"; that is, they are assigned to each other as integral parts of an independently-functioning personal computer system.

Assignment alone is only a prerequisite for the actual operation of each "personal" system. In order to use any facility of the system, attachment is required.

## 5.6.2 ATTACHMENT

"Attachment" is a state that exists when the Operating System establishes an active bidirectional communications link between a partition and a terminal that already have previous assignment to one another. In effect, a partition, during attachment, is moved into the "foreground" by the Operating System; subsequent interaction between operator and system are thus allowed. Unless attachment occurs, a user has no access to the MVP central processor. Without attachment, the user terminal is dumb, having no program mode, no immediate mode.

At any given time, only one attachment is possible in each user's "personal" system configuration. Attachment with the lowest-numbered assigned partition occurs automatically on completion of @GENPART. (Ref: \$INIT statement in the VP/MVP Language Reference Manual, WL#700-4080).

To illustrate the states of assignment and attachment, consider the following:

Suppose that a program (arbitrarily called "program A") requires frequent operator interactions; another program, "B", belonging to the same user, requires only occasional interactions. The first requirement is that of assignment:

The two partitions (one with program "A", the other with program "B") and the user's terminal must have been previously assigned to each other by the Operating System, that they might function as an integral unit, a "personal system".

So that program "A", the priority real-time program, can function on an interactive basis with the user terminal, the next requirement is that of attachment:

The Operating System moves the partition holding program "A" into the foreground. By this action, the Operating System attaches the user terminal and the partition to one another. For the duration of each subsequent time slice given to the foreground (attached) partition, both program and user can communicate with one another, and both have access to the CPU (program mode, immediate mode). Also by time-slice processing, program "B" runs "simultaneously" in the background, communicating with the CPU, communicating with certain peripherals. However, since this partition is running in the background, it is unable, for the moment, to interact with its assigned terminal.

When a background partition (program) attempts to communicate with its assigned terminal, and if that terminal is currently in a state of attachment with another assigned partition, execution of the background program is suspended (execution "hangs") until the requested terminal is released (detached) from the foreground partition and is then placed in a new state of attachment with the requesting partition. The formerly-attached partition is simultaneously moved into a background run-state by the Operating System.

Note that some background jobs may have no requirements for access to a terminal other than periodic displays of current job status. To avoid having such jobs "hang" while awaiting availability of the terminal, the \$IF ON statement can be used to determine whether or not the terminal is currently attached (available) to the requesting partition; that is, \$IF ON reveals whether or not the requesting partition is presently in the foreground run-state. ~~IF \$IF ON does~~ reveal that the terminal is in a state of attachment with the requesting partition, the status information is displayed; if not, the program branches to perform further processing before testing for availability of the terminal again.

#### 5.7 ~~RELEASED A TERMINAL~~

"Release" of a terminal from a state of attachment is accomplished by executing the BASIC statement ~~RELEASE~~ either the program mode or the immediate mode. When a terminal has been released (detached) from a foreground partition, the assignment that existed between the terminal and the partition is still recognized and maintained by the Operating System.



Further, when a \$RELEASE TERM is executed, the foreground partition is moved immediately to the background by the Operating System. Simultaneously, the Operating System establishes a new state of attachment between the terminal and the lowest-numbered waiting (suspended, assigned) background partition. Of course, each new partition selected for attachment is considered to be in the foreground for the duration of that selection. Note that the term "background" implies only assignment; "foreground" implies both assignment and attachment.

All waiting background partitions may have a need for access to the terminal within their assignment; however, each of the assigned background partitions (programs) is sequentially given access to the terminal (i.e., is brought into the foreground for attachment) only when:

- 1) The program operating in the foreground partition executes a \$RELEASE TERM statement; this means that the terminal is released, in the program mode, to the next-highest-numbered waiting partition. (Special case: If the \$RELEASE TERM statement is executed in the highest-numbered assigned partition, the terminal is given to the lowest-numbered waiting partition in the assignment.)

OR When:

- 2) The user executes a \$RELEASE TERM statement in the immediate mode; the terminal is released to the next-highest-numbered waiting partition. (Due to the fact that the processing order of partitions is repeated by the CPU, if the \$RELEASE TERM statement is executed when the highest-numbered partition is in the foreground (attached), the terminal is given to the lowest-numbered waiting background partition in the assignment.)

If there are no assigned partitions actually waiting for a terminal after it been released, it is possible for the operator at that terminal to request the Operating System to re-establish a state of attachment between his terminal and one of the partitions assigned in his "personal" system.

This is accomplished by keying either RESET or HALT on the terminal. On that signal, the Operating System moves the user's lowest-numbered assigned background partition to the foreground, HALTs or RESETs any program operating in that partition, and then establishes a state of attachment between the terminal and the partition.

NOTE:

In order to allow re-attachment, and in order to prevent the halting or resetting of an active background program, it is a good practice to generate a small control or "dummy" partition as the lowest-numbered assigned partition.

Optionally, the user himself may direct the swapping of terminal/partition attachments by executing a modified form of the \$RELEASE TERM statement (\$RELEASE TERM TO) in either the program mode or the immediate mode. A partition is named in the TO parameter, and that partition must, of course, be a partition that already shares assignment with his terminal. When a \$RELEASE TERM TO statement is executed, the terminal is placed in attachment with the specified partition, even if that partition has not attempted to communicate with the terminal, and even if one or more other assigned partitions have attempted to communicate with the terminal. \$RELEASE TERM TO does not halt the execution of programs running in either the current foreground partition or the target background partition specified in the TO parameter.

#### 5.8 "RELEASING" A PARTITION:

Release of a partition from a state of attachment is accomplished by executing the BASIC statement \$RELEASE PART in either the program mode or the immediate mode. A partition may also be considered "released" if, at partition generation time, an operator specifies terminal #0 (a non-existent terminal, sometimes called the "null" terminal) for any terminal/partition assignment in the system. Another term used in place of "released partition" is "available partition". In any case, the flag which signifies that a partition is released (i.e., available) is the terminal #0 assignment. A released partition does not belong to any user's "personal

system"; it has no terminal associated with it; it has no terminal assignment. Note that if a program is running in a released partition, execution of that program will "hang" if any communications are attempted with a terminal.

The \$RELEASE PART statement allows a partition to become available to any terminal connected to the system.

Consider the following:

- 1) If a terminal is in a state of attachment with some partition, and if that partition does not meet requirements for some new application (due to insufficient partition size, for instance), the operator may elect to use an "available" partition more suited to his needs. The characteristics of available partitions may be examined by executing a \$PSTAT statement. When the available partition is found having characteristics most suited to the operator's needs, the user may then execute a \$RELEASE TERM TO statement to the available partition; the newly-acquired partition will then be given a new assignment with the requesting terminal, and will be placed in a state of attachment with that terminal. Thus, the new partition becomes a new addition to the user's "personal" system.
- 2) An operator at a non-assigned terminal may also request assignment and attachment to a released (available) partition by keying RESET or HALT.

\$RELEASE PART causes a present states of attachment and assignment between a terminal and a partition to be broken off. The terminal formerly belonging to that assignment can optionally be re-directed to a new partition for assignment and attachment (if a new assignment is specified in parameters of the \$RELEASE PART statement). This carries the implication that, in addition to making a partition available, \$RELEASE PART also performs a \$RELEASE TERM TO for the terminal. If a new partition assignment is not specified for the terminal in the parameters of \$RELEASE PART, that terminal will either be attached to a waiting partition already within the assignment (if there is one waiting), or the terminal will have no further

assignment or attachment with any partition. In the latter case, the terminal becomes non-assigned, having no immediate mode, no means of executing programs, no access to system peripherals; it would no longer be part of the active MVP system.

Note that \$RELEASE PART does not clear a partition, nor does it terminate a program running in that partition.

#### 5.9 "GLOBAL" PARTITIONS:

Although partitions function independently, there are situations in which it is highly expedient for two or more partitions to cooperate with one another, to share common information, common programs. This sharing eliminates needless duplication of applications software and data, thus allowing more efficient use of available User Memory space.

Partitions can therefore be "global"; that is, each partition so designated contains programs and/or data which become conditionally shareable. A foreground or background program that is running in a partition in one bank can access any global partition (i.e., global routine and/or global data) residing in that same bank. Additionally, a user terminal that is in a state of attachment with a partition in that same bank can access those global routines and/or data while in the immediate mode.

#### 5.10 "UNIVERSAL GLOBAL" PARTITIONS:

The first 5K of User Memory in bank #1 (immediately following the System-Use Block) constitutes a special section of User Memory known as the "universal-global" area. (See Figure 5-1.) Partitions defined within this area are correspondingly called "universal-global partitions". A universal-global partition may be accessed by a program running in any foreground or background partition. Also, similar to standard global access, user terminals in a state of attachment are allowed access to universal-global routines and/or data while in the immediate mode. To summarize, a universal-global partition can be used to store programs and data that can be shared by all system users.

Note that the entire 5K universal-global area need not be used exclusively for universal-global partitions; the only restriction is that, for a partition to be universally global, it must reside entirely within the 5K universal-global address block in bank #1. When not required for universal-global purposes, that same 5K in bank #1 can be treated as all other partitionable memory.

## 5.11 USER PROGRAM EXECUTION:

### 5.11.1 GENERAL

The term "job flow" refers to the path of execution followed by a job from beginning to end. In the 2200MVP, job flow may be confined within a single partition, or it may extend across several partitions via global subroutine calls. The term "job" is preferred to "program" here, because the term "program" is too closely associated with the contents of a single partition. A job consists of one or more program routines; each line of each routine in the job contains one or more program statements. In the normal execution of an individual routine, each statement is executed from left to right, from lowest line number to highest.

### 5.11.2 SUBROUTINES:

The Operating System tracks execution of a job by using a "text pointer". The text pointer always points to the statement that is to be executed next in a particular job flow; the text pointer provides a "thread" leading from the statement currently being executed to the statement that is about to be executed.

If job execution is confined within a single partition, the text pointer contains all information required by the Operating System for the execution of a user's program. However, to execute global subroutines, the Operating System requires additional information that reveals which partition contains the currently-executing program text.

When a global subroutine call is made, the global text is executed as if that text were appended to the calling text within the originating partition. The "job" may therefore be thought of as the combination of all nonglobal and global program text, considered as a integral unit.

The "originating partition" is the partition in which the job is initiated; further, it is the partition that holds all status information pertinent to the execution (flow) of that job, even if that job extends across several partitions. Each job has only one "originating partition".

The "calling partition" is simply a partition making the current global/universal-global subroutine or data call in a multi-partition job.

When a user program issues a non-global, global, or universal-global subroutine call (or requires global/universal-global variables), the status and return-address information for each successive subroutine level is stored in the originating partition sequentially. If a time slice expires while execution is taking place in an originating partition, or if the time slice is terminated by the occurrence of a breakpoint, or if the time slice ends while execution is taking place in a called global/universal-global routine, the conditions of execution that exist at the moment the time-slice ends are also stored in the originating partition.

In order to track all of the various conditions that arise during subroutine calls, each partition has two internal "stacks" and a "pointer table"; users are not allowed access to these housekeeping elements. The CPU and the Operating System service each partition, and in the process, each pointer and stack element is monitored, used, and updated. Note that the text pointer for each job is maintained within the originating partition's pointer table.

### 5.11.3 THE TEXT POINTER, POINTER TABLE, & INTERNAL STACKS:

Typically, when a subroutine call is issued (for instance, by a GOSUB' statement), the number of the statement following the GOSUB' becomes the current value of the "text pointer". Simultaneously, the same number is saved on top of the Value Stack, one of the internal stacks previously mentioned in this discussion.

#### NOTE:

The Value Stack functions as a "push-down, pop-up" storage element. (The last, most recent entry in the value stack will be the first to be recalled at any given time by the Operating System.) The Value Stack can also be thought of as a "last-in, first-out" or "LIFO" storage element.

The Operating System searches the program for a DEFFN' that corresponds to the GOSUB' just issued. The statement number at which the DEFFN' is found becomes the a current value in the text pointer. The Operating System instantaneously passes execution to that point in the program.

The number in the value stack is unchanged; it is still the statement number following the GOSUB'. When a RETURN statement is executed in the subroutine, the Operating System retrieves the "old" text pointer entry from the top of the value stack. That entry is placed in the text pointer (in the pointer table), thus replacing the DEFFN' statement number, and then the Operating System passes execution back to the statement which immediately follows the GOSUB statement.

Pointer Table Format:

The following illustrates basic Pointer Table format:

<u>Text Pointer</u>	_____
<u>Text Partition #</u>	_____
<u>Data Partition #</u>	_____
<u>Global Partition #</u>	_____
<u>Current Partition #</u>	_____
<u>Terminal #</u>	_____

Basically, each text pointer consists of a line number and a statement number. For example, consider the following line of program text:

10 A = 100: PRINT A

In line #10, when the statement "A = 100" is executed, the text pointer is automatically incremented to point to the next statement in that line, "PRINT A". Thus, during execution of the statement "A = 100," the text pointer would have the value "10,2", indicating that the next statement to be executed is the second statement in line 10.

Initially, all items in the Pointer table refer to the current partition. For example, immediately following Master Initialization, a system configuration could be established such that Partition #2 (in a state of assignment with Terminal #4 for this arbitrary example) would have the following values in its pointer table.

<u>Text Pointer</u>	<u>0,0</u>
<u>Text Partition #</u>	<u>2</u>
<u>Data Partition #</u>	<u>2</u>
<u>Global Partition #</u>	<u>2</u>
<u>Originating Partition #</u>	<u>2</u>
<u>Terminal #</u>	<u>4</u>

The last two items in the table--Originating Partition# and Terminal#--are constants set during Master Initialization. These values do not change unless the system is reconfigured; other items in the table can be modified frequently during job execution. The meanings and uses of each item in the pointer table follow:

- . The Text Pointer - is updated by the Operating System, each time a statement is executed, to point to the next sequential statement. Further, it is modified by any branch statement (GOSUB, GOTO, GOSUB', etc.), in order to point to the branched-to statement.
- . The Text Partition # - is the number of the partition to which the text pointer applies (i.e., it is the number of the partition containing the currently-executing text). It is modified by a GOSUB' statement whenever a branch is made to a DEFFN' in a global partition. In this case, GOSUB' sets the Text Partition # equal to the Global Partition #.
- . The DATA Partition # - is the number of the partition containing DATA statements referenced by READ. The DATA Partiton # can be modified by a RESTORE statement, which always sets that number equal to the current Text Partition #.



- . The Global Partition # - is the number of the currently- selected global partition. It is modified by a SELECT @ PART statement. It is the partition searched by GOSUB' for a corresponding DEFFN' when the DEFFN' cannot be found in the Text Partition. It is also the partition used for all global variable references.
- . The Originating Partition # - is the number of the partition in which execution of the job originates and the Pointer Table is stored. The Originating Partition # is a constant for each partition. It is used for all local variable references, for LOAD operations, and for all system commands issued from the user terminal. The Originating Partition # is returned by the #PART function.
- . The Terminal # - is the number of the terminal that is in a state of assignment with the originating partition. Like the Originating Partition #, it is set at configuration time and generally is not modified, except by reconfiguring the system. (Terminal # can be altered upon execution of a \$RELEASE PART statement.) Terminal # is used for all CRT, keyboard, and local printer I/O operations performed during job execution; this includes CO, CI, PRINT, LIST, INPUT, LINPUT, KEYIN, etc. For any partition, the Terminal # is returned by the #TERM function.

## 5.12 ALLOCATION & HANDLING OF PERIPHERALS

### 5.12.1 GENERAL

The mental image of multiple partitions and terminals functioning as completely independent "personal systems" may be clouded somewhat by the problem of competition (between partitions) for shared peripheral devices ("system peripherals"). This situation is familiar to programmers accustomed to working with single-user Wang 2200 systems that share one or more disk drives via disk multiplexers. In such systems, it is sometimes necessary for one CPU to request exclusive control of a disk (i.e., to "hog" the disk) while a file update is conducted.

With the 2200MVP, it may be necessary for a partition to exclusively control a printer. For example, if, during a report printout, a printer were not exclusively available to one partition, that partition's print lines might become unintelligibly mixed with those of another partition's, if both were allowed access to one system printer at the same time. To solve this problem, the concept of disk hog mode has, in the MVP, been extended to all shared I/O devices ("system peripherals").

To state the situation more specifically: prior to configuration of the system through \$INIT, and with the exception of user terminals and local printers, peripherals connected directly to 2200 I/O controllers are available to all partitions i.e., such peripherals are "sharable". This implies, further, that printers connected to terminals would not be considered "shareable". A conflict arises when more than one user partition simultaneously attempts access to a shareable device.

In order to avoid such situations, the MVP Operating System enables a partition, under program control, to request exclusive use of a peripheral with a \$OPEN statement; the address of that peripheral must be specified in that statement. Once "open", the device remains hogged by the requesting partition until either a \$CLOSE or an END statement is executed or if a CLEAR, RESET, or LOAD RUN command is initiated. Thus, if a disk is "hogged" by the \$OPEN statement, only the user who executed that statement may read or write disk files until the device is released by one of the above prescribed methods.

With the exception of terminals and local printers connected to them, all peripherals connected to the system must be specified in the Master Device Table at partition generation time. Using the Master Device Table, a device can be placed in exclusive assignment with a specific partition until a new system configuration is generated.

Basically, peripheral assignments are established at partition generation time by the entry of a number--the number of the partition which is to have control of a particular device--in the "Master Device Table". Such entries are carried out indirectly by the Operating System during the execution of @GENPART. If any partition attempts access to a peripheral device that has not been allocated to it during @GENPART (i.e., use of that peripheral device was not specified in the Master Device Table), an error is signaled to the user.

Console device addresses (i.e., HEX 005 (CRT), 001 (Keyboard), 204 (terminal printers)) are not specified in the Master Device Table; these are specified in partition device tables. Each partition, in fact, has its own partition ("local") device table that should not be confused with the Master Device Table; the partition device table specifies use of console devices in a user's "personal" system configuration. This means that for each new attachment between a terminal and a partition, a new set of specifications for use of local console I/O devices will take effect; that is to say, certain options pertinent to console I/O devices in each "personal" system may be specified in each partition's device table. This method involves use of the SELECT statement with its various options (Ref: 2200VP/MVP Language Manual; WL# 700-4080).

Basically, when the system is instructed to perform an I/O operation with an I/O statement or command, it must be provided with the device-address to be used for that operation. If the device-address is not directly specified in the instruction itself (several classes of I/O instructions do not permit the direct specification of device-addresses), it is obtained from one of the device tables.

#### DEVICE SELECTION -- DETAIL EXPLANATION

The MVP has four I/O devices designated as the Primary I/O Devices for the system. The device addresses of Primary peripherals are built into the system so that whenever the system is Master Initialized, these device addresses are automatically selected for I/O operations. The Primary I/O Devices normally are:

INPUT Device:	Keyboard @ hex address 001 (Terminal #1)
OUTPUT Device:	CRT @ hex address 005 (Terminal #1)
DISK Device:	The Disk @ hex address 310)
PLOTTER Device:	The Primary Plotter (address 413)

Note that these are not the same as Console I/O Devices, which are pertinent only to each "personal" system, each partition/terminal assignment having its own "Console" devices.

When an input/output operation is executed, the appropriate device is selected in one of three ways.

1. DEFAULT (Primary Console Device) - If no device-address is specified or selected, the system automatically provides the device-address which is most commonly used for that particular operation.
2. SELECT - The SELECT statement can be executed. It assigns device-addresses for specified I/O operations.
3. SPECIFICATIONS - The device-address can be supplied with the BASIC I/O statement or command.

If a system does not contain additional input/output devices, then device addresses need not be specified or selected in the BASIC commands and statements which perform input/output operations. If more peripherals are added to the system, however, device address specification or selection is required.

When Master Initialization occurs, the Primary Console Input address (001) is assigned to Console Input, INPUT, LINPUT, and KEYIN operations. The Primary Console Output address (005) is assigned to Console Output, PRINT, PRINTUSING, and LIST operations.

Similarly, disk operations reference the Primary Disk address (310), PLOT statements reference the Primary Plotter address (413), and tape statements reference the Primary Tape address (10A).

#### 5.12.2 BACKGROUND PRINTING

As an additional feature of the MVP system, if a printer is connected to the rear apron of an "assigned" terminal (thus making the printer an assigned "local printer"), it is possible for a background program to send output to that printer while a foreground program simultaneously interacts with the keyboard and display of the attached terminal. The only requirement for background printing is that the terminal to which the local printer is connected must be in a state of assignment with both the foreground and the background partition. The simultaneous I/O required for this type of action is handled by the 2236MXD controller and the 2236D firmware (PROMs).

NOTES:

## SECTION 6 DIAGNOSTICS

### 6.1 GENERAL INTRODUCTION

There are four classes of diagnostic tests available for the 2200MVP System: 1) - "BOOTSTRAP" (the resident diagnostic program in the 2200 MVP CPU hardware), 2) - the Microcode (hardware/firmware) Diagnostics, 3) - the BASIC-2 Language Diagnostic, and 4) - the 2200 Peripheral Diagnostics.

The Microcode (hardware/firmware) Diagnostics for the 2200MVP CPU are available on the 2200MVP Operating System diskette (WL# 701-2294, latest version).

The BASIC-2 Language Diagnostic for the 2200MVP is available on WL diskette #701-2261. This diagnostic can be run on more than one 2236D terminal; in fact, this diagnostic should be run concurrently on all system terminals.

The 2200 Peripheral Diagnostics for the 2200MVP is available on WL diskette #701-2180. Note that when running the 2200 Peripheral Diagnostics, only one terminal can be used. When using any printer diagnostic for a local printer, all SELECT PRINT 215 statements in the program must be changed to SELECT PRINT 204.

### 6.2 MICROCODE DIAGNOSTICS

The 2200MVP diagnostics are microcoded routines that test the hardware components of the system and attempt to pinpoint any malfunction.

Additionally, there is a resident diagnostic program in the 2200 MVP CPU hardware called "BOOTSTRAP", and it too is a microcoded diagnostic routine (Ref: Section 3, paragraphs 3.7., 3.8, & 3.9). BOOTSTRAP runs automatically, whenever the central processor is powered up.

#### 6.2.1 LOADING SYSTEM FILES

Whenever the operator responds to certain visual BOOTSTRAP requests, a System File will be loaded from the system disk and the following additional tasks are performed (by BOOTSTRAP):

- a) Check for disk "ready".
- b) Verify whether or not the requested file exists on the platter mounted.
- c) Load the file into Control and/or User Memory, depending on whether the tests to be run are microcode diagnostics, language diagnostics, or peripheral diagnostics.
- d) Verify correct Control Memory instruction parity, Control Memory CRC, and Control Memory LRC.
- e) Check User-Memory Parity.
- f) BOOTSTRAP passes control of the CPU to the System File currently loaded in Control Memory.

#### NOTE

Beginning with BOOTSTRAP release 2.2, one enhancement concerning the loading of system files has been made available; that is, the name of the file to be loaded by BOOTSTRAP can be entered by the operator. File names have a maximum length of 4 characters, the first of which must be "@". The appropriate disk-address SF' key should be pressed after keying-in the file name.

There are four "System File" diagnostics: 'CPU', 'Control Memory', 'Data Memory' (the User Memory test), and 'Registers'; these are microcoded routines designed to test the system hardware.

#### 6.2.1.1 BOOTSTRAP SPECIAL FUNCTION KEYS

There are three groups of function keys defined for use from the "KEY SF'?" message that occurs during BOOTSTRAP.

- a) BASIC-2.
- b) User Menu of Diagnostics.
- c) Field Service Menu of Diagnostics.

If BASIC-2 is selected by the operator, access to either of the other two groups is not possible without reinitializing the central processor (via CPU power off/on, or \$INIT <sup>SYSTEM</sup>).

If either the User Menu or Field Service Menu is selected, access to either of the other two groups is possible by keying RESET and then by selecting either another diagnostic menu or BASIC-2. (No reinitialization is necessary in this case.)

One of the above programs may be loaded into Control Memory by keying the appropriate special function key in response to the "KEY SF'?" message, as follows:

- a) SF'00 loads BASIC-2 from the disk @ address 310 (HEX).
- b) SF'01 loads BASIC-2 from the disk @ address B10 (HEX).
- c) SF'02 loads BASIC-2 from the disk @ address 320 (HEX).
- d) SF'03 loads BASIC-2 from the disk @ address B20 (HEX).
- e) SF'04 loads BASIC-2 from the disk @ address 330 (HEX).
- f) SF'05 loads BASIC-2 from the disk @ address B30 (HEX).
- g) SF'08 loads BASIC-2 from the disk @ address 350 (HEX).
- h) SF'09 loads BASIC-2 from the disk @ address B50 (HEX).
- i) SF'10 loads BASIC-2 from the disk @ address 360 (HEX).
- j) SF'11 loads BASIC-2 from the disk @ address B60 (HEX).
- k) SF'12 loads BASIC-2 from the disk @ address 370 (HEX).
- l) SF'13 loads BASIC-2 from the disk @ address B70 (HEX).
- m) SF'16 loads the User menu from the disk @ address 310 (HEX).
- n) SF'17 loads the User menu from the disk @ address B10 (HEX).
- o) SF'18 loads the User menu from the disk @ address 320 (HEX).
- p) SF'19 loads the User menu from the disk @ address B20 (HEX).
- q) SF'28 loads the Field Service Diagnostics menu from the disk @ address 310 (HEX).
- r) SF'29 loads the Field Service Diagnostics menu from the disk @ address B10 (HEX).
- s) SF'30 loads the Field Service Diagnostics menu from the disk @ address 320 (HEX).
- t) SF'31 loads the Field Service Diagnostics menu from the disk @ address B20 (HEX).

BOOTSTRAP ignores all undefined function keys while waiting for a response to the "KEY SF'?" message. Should a function key be depressed that specifies an unused hex address (no device at that address), BOOTSTRAP will halt; BOOTSTRAP always waits for a ready condition from disk. In case the wrong SF key is pressed, keying RESET restores the "KEY SF'?" message to the display of terminal #1.



When either the User or Field Service diagnostics menu is selected, a CPU system-diagnostics menu is displayed. (Ref: Paragraph 6.2.5)

#### USER DIAGNOSTICS:

When the User diagnostics menu is selected, the operator may select:

- a) SF'00 to load and run the CPU diagnostic.
- b) SF'01 to load and run the Control Memory diagnostics.
- c) SF'02 to load and run the Data Memory (User Memory) diagnostics.

In general, the User diagnostics comprise a chain of diagnostics; these are executed without operator intervention. The selected sequence repeats until RESET is keyed.

#### FIELD SERVICE DIAGNOSTICS

When the Field Service menu is selected, the operator can individually select:

- a) SF'00 to load and run the CPU diagnostic.
- b) SF'01 to load and run the Control Memory Addressing diagnostic.
- c) SF'02 to load and run the Control Memory MAT C&S diagnostic.
- d) SF'03 to load and run the Control Memory ROWPAT diagnostic.
- e) SF'04 to load and run the Data Memory (User Memory) Addressing diagnostic.
- f) SF'05 to load and run the Data Memory (User Memory) MAT C&S diagnostic.
- g) SF'06 to load and run the Data Memory (User Memory) ROWPAT diagnostic.
- h) SF'07 to load and run the Register diagnostic.
- i) SF'08 to load and run the Auxiliary Registers diagnostic.
- j) SF'09 to load and run the Stack Register diagnostic.

In general, Field Service diagnostics will execute only the specified diagnostic until RESET is keyed. The diagnostics used by the Field Service menu and the User menu differ by the inclusion of Register

tests in the Field Service Menu. The only additional difference is that the user-menu chain runs every diagnostic category. Refer to paragraph 6.2.2 for a brief description of each cpu hardware test category, paragraph 6.2.3 for brief descriptions of user diagnostics, and paragraph 6.2.4 for brief descriptions of Field Service diagnostics. Note that in order to select another diagnostic test, one of the three test menus must first be reselected. Therefore, after each test, key RESET, key the appropriate SF' key for selection of a menu, then select the desired test from the menu just selected.

Note that in the Field Service Diagnostics, special function key '15 is defined uniquely to allow chaining of Register Diagnostics. After selecting one of the Register diagnostics, keying RESET and then SF' 15 will cause all three register diagnostics to run sequentially.

#### 6.2.2 MICROCODE DIAGNOSTICS DESCRIPTION

<u>DIAGNOSTIC</u>	<u>FUNCTION</u>
CPU	Test instruction set, including Extended and Read/Write instructions.
CONTROL MEMORY	Test Control Memory from end-of-program to end-of-memory for addressing, duplication of the 2200 Option 5 memory diagnostic, and a modified ROW PATTERN test.
DATA (USER) MEMORY	Test Data (User) Memory from start-of-memory to end-of-memory for addressing, duplication of the 2200 Option 5 memory diagnostic, and a modified ROW PATTERN test.
REGISTERS	Test registers F0-F7, CH, CL, PH, PL, SL, K, AUX 0-32, and STACK 0-96 (the SH register is not tested due to the ability of the hardware to change bit status).

### 6.2.3 USER DIAGNOSTICS

<u>DIAGNOSTIC</u>	<u>CONFIGURATION</u>	<u>REPETITIONS</u>
CPU	Loads and runs the CPU diagnostic only. Runs continuously.	3 passes per second
CONTROL MEMORY	Loads ADDRESSING, MATC&S and ROWPAT. Runs ADDRESSING for 5 loops, MATC&S for 5 loops, and ROWPAT for 1 loop, then repeats sequence.	3 minutes per pass
DATA (USER) MEMORY	Loads ADDRESSING, MATC&S and ROWPAT. Runs ADDRESSING for 5 loops, MATC&S for 5 loops, and ROWPAT for 1 loop; the entire sequence then repeats.	Size-dependent

### 6.2.4 FIELD SERVICE DIAGNOSTICS

<u>DIAGNOSTIC</u>	<u>CONFIGURATION</u>	<u>APPROX. TIME PER LOOP</u>
CPU	Loads and runs CPU diagnostic only. Runs continuously.	3 seconds per pass
CONTROL MEMORY	Loads ADDRESS, MATC&S, and ROWPAT. Runs only the selected diagnostic (continuously).	'ADDRESS' - 3 seconds per pass 'MAT C&S' - .5 seconds per pass for 16K 'ROWPAT' - 2.5 minutes per pass
DATA (USER) MEMORY	Loads ADDRESS, MATC&S and ROWPAT. Runs only the selected diagnostic continuously.	'ADDRESS' - .3 seconds per pass 'MAT C&S' - 2 seconds per pass 'ROWPAT' - Size-dependent
REGISTERS	Loads REGISTERS, AUXILIARY REGISTERS and STACK. Runs only the selected diagnostic (continuous-run).	'REGISTERS' - .07 seconds per pass 'AUXILIARY' - .5 seconds per pass 'STACK' - 1 second per pass

6.2.5 SPECIAL FUNCTION KEY DEFINITIONS FOR BOOTSTRAP MENUS

SF KEY:	FUNCTION/MENU LOADED:	SF KEY:	FUNCTION/MENU LOADED:
00	BASIC-2 (310)	15	
01	BASIC-2 (B10)	16	USER MENU (310)
02	BASIC-2 (320)	17	USER MENU (B10)
03	BASIC-2 (B20)	18	USER MENU (320)
04	BASIC-2 (330)	19	USER MENU (B20)
05	BASIC-2 (B30)	20	
		21	
		22	
06		23	
		24	
		25	
		26	
07		27	
08	BASIC-2 (350)	28	F.S. MENU (310)
09	BASIC-2 (B50)	29	F.S. MENU (B10)
10	BASIC-2 (360)	30	F.S. MENU (320)
11	BASIC-2 (B60)	31	F.S. MENU (B20)
12	BASIC-2 (370)		
13	BASIC-2 (B70)		
14			

PROGRAMS LOADABLE FROM DIAGNOSTIC MENUS

SF KEY	USER DIAGNOSTICS MENU	FIELD SERVICE DIAGNOSTICS MENU
00	CPU	CPU
01	CONTROL MEMORY	C.M. ADD.
02	DATA MEMORY	C.M. MATC&S
03	n/a	C.M. ROWPAT
04	n/a	D.M. ADD.
05	n/a	D.M. MATC&S
06	n/a	D.M. ROWPAT
07	n/a	REGISTER
08	n/a	AUX. REGISTERS
09	n/a	STACK
10	n/a	n/a
14		
15	n/a	REGISTERS Diag. (chained)
16		
	n/a	n/a
28		
29		
30		
31		

## 6.3 SYSTEM DIAGNOSTIC DISPLAYS

### 6.3.1 CPU DIAGNOSTIC

This diagnostic is designed to test the instruction set of the MVP Central Processor. The test sequence is as follows:

- a) Test Immediate Register instructions.
- b) Test Register instructions.
- c) Test Extended Register instructions.
- d) Test Branch instructions.
- e) Test Immediate Register instructions with Read/Write.
- f) Test Register instructions with Read/Write.
- g) Test Mini Instructions with Read/Write.
- h) Return to step a).

If RESET is keyed during this program, the KEY SF'? message should be displayed.

Normal Display:

```

      CPU DIAG PASS LLLL
IMMED REG XX
REG INSTR XX
X-REG INSTR XX
MASK BR XX           where: LLLL = Number of completed loops
REG BR XX            XX = Microinstruction currently
IMMED R/W XX         being tested (in HEX).
REG R/W XX
AUX/STACK R/W XX
```

Should the system be unable to execute a particular instruction, the CRT cursor will stop at XX of the failing instruction. Should the title fail to appear, any of the following could be at fault: ORI, AC, SB, SR, B, BT, BF, BNE, BLER, or BNR.

MVP CENTRAL PROCESSOR INSTRUCTION SET

Instruction Code:	Instr. Tested:	Instr. Class:	Instruction Code:	Instr. Tested:	Instr. Class:
00	ORI		4B	OR(R/W)	
01	XORI		4C	XOR(R/W)	
02	ANDI		4D	AND(R/W)	
03	A	IMMEDIATE	4E	SC(R/W)	
04	DACI	REGISTER	4F	DAC(R/W)	
05	DSCI		50	DSC(R/W)	REGISTER
06	ACI		51	AC(R/W)	R/W
07	MI		52	M??(R/W)	
08	OR		53	SHIFT(R/W)	
09	XOR		54	LPI(R/W)	
0A	AND		55	SR(R/W)	
0B	SC	REGISTER	56	TAP, TPA, XPA(R/W)	-00
0C	DAC		57		-01
0D	DSC		58		-02
0E	AC		59		-03
0F	M		5A		-04
10	SHIFT		5B		-05
12	ORX		5C		-06
13	XORX		5D		-07
14	ANDX		5E		-08
15	SCX	EXTENDED REGISTER	5F		-09
16	DACX		60		-0A
17	DSCX		61		-0B
18	ACX		62		-0C
19	MX		63		-0D
1A	SHIFT X		64		-0E
1B	BF/BT	MASK BRANCH	65		-0F AUXILIARY
1C	BNE/BEQ		66		&
1D	BNR/BER		67		STACK R/W
1E	BLR	REGISTER BRANCH	68		-12
1F	BLRX		69		-13
20	BLER		6A		-14
21	BLERX		6B		-15
43	ORI(R/W)		6C		-16
44	XORI(R/W)		6D		-17
45	ANDI(R/W)		6E		-18
46	AI(R/W)	IMMEDIATE	6F		-19
47	DACI(R/W)	R/W	70		-1A
48	DSCI(R/W)		71		-1B
49	ACI(R/W)		72		-1C
4A	MI(R/W)		73		-1D
			74		-1E
			75		-1F
			76		
				STACK (R/W)	

## 6.3.2 CONTROL MEMORY DIAGNOSTICS

### 6.3.2.1 ADDRESSING

This diagnostic is designed to read from MVP Control Memory location 0800 (HEX) to the last location in Control Memory and vice versa, searching for a memory location which may have been changed by writing into some other location. This is accomplished in the following manner:

- a) Flood memory with Hex 5A's (0101 1010<sub>2</sub>).
- b) Starting at location 0800 (Hex) and searching forward to the end of Control Memory, read each location and check for the 5A pattern. If a location verifies "O.K." when checked, write an A5 (1010 0101) at that same location.
- c) Starting at the end of Control Memory (this does not include BOOTSTRAP addresses) and searching backward to Control Memory location 0800 (Hex), read each location and check for the A5 pattern. If a location verifies "O.K." when checked, write a 5A (Hex) at that same location.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

### 6.3.2.2 MAT C&S

This diagnostic is designed to test from the end of the diagnostic program to the end of Control Memory, and is accomplished as follows:

- a) The length of a random pattern to be written into all Control Memory locations is determined; this length is from 1 to 256 8-bit random characters.
- b) The random pattern is written into a section of Control Memory.
- c) The last-written section of memory is read, and then the random pattern is written into the next section of memory.
- d) Repeat step c) until all Control Memory locations are filled with the random pattern.
- e) Read the contents of the first memory section that was written into, and then verify that that the contents of every location in that section of memory is identical to the original random pattern.



- f) Using the pattern in the first-written section of Control Memory as the standard to which the contents of other locations in Control Memory will be compared, read each remaining memory section and verify that each location contains the same, original random pattern.
- g) Steps e) and f) are repeated five times (reread count); that accomplished, the test restarts at step a).

When RESET is keyed during this program, it will cause the KEY SF'? message to be displayed.

### 6.3.2.3 ROWPAT

This diagnostic performs a bit-by-bit test of Control Memory, searching for a bit location in a row or column common to the "Test Cell", which may have been changed when this "Test Cell" was written into. In order to understand the nature of this test, the following terms should be understood.

Test Cell - The bit location being tested in a memory chip (24 chips simultaneously).

Conflict Cell - The bit location in a memory chip being tested for conflict with the Test Cell.

Row - A row of addresses within the memory chip, one of which is the test cell row address.

Column - A column of addresses within the memory chip, one of which is the test cell column address.

Board Row - One of the three rows of 24 memory chips located on a Control Memory pc board.

Test Pattern - The pattern expected to be found in all other cells (conflict cells). Either 0 or 1 depending on which pass the program is executing.

Memory Test Area - From address 1000 to the end of memory if the program is in low memory, and from 0000 to 1000 if program is in high memory.

The diagnostic is performed as follows:

- a) Flood the current memory test area with zeroes.
- b) Read the current test cell for the flood pattern.
- c) Compliment the flood pattern and write into the test cell.
- d) Read the test cell for the test pattern.
- e) Read the conflict cell for the flood pattern.
- f) Repeat steps d) and e) making the conflict cell the next location within the column and then within the row.
- g) Write the flood pattern at the test cell.
- h) Repeat steps b) through g), making the test cell the next location within the row until the test cell has stepped through each memory location within that row.
- i) Repeat steps b) through h) for each row within the memory test area.
- j) Flood the current memory with ones (1's) and repeat steps a) through j).
- k) Move the test program from low memory to high memory and repeat steps a) through j).
- l) Move the test program from high to low memory.

When RESET is keyed during this program, it will cause the KEY SF'? message to be displayed.

NOTE:

ERROR-MESSAGE INFORMATION FOR  
CONTROL MEMORY TESTS IS DOCU-  
MENTED IN PARAGRAPH 6.3.4.1

### 6.3.3 DATA MEMORY (USER MEMORY) DIAGNOSTICS

#### 6.3.3.1 ADDRESSING

Generally speaking, this diagnostic is designed to read from start to end of User Memory and vice-versa, searching for a memory location that may have been changed when writing into a different location. This addressing test is specifically accomplished as follows:

- a) Flood memory with 5A's (0101 1010).
- b) Starting at the beginning of User Memory and searching forward to the end, each location is read and checked for the 5A pattern. If the location verifies "O.K." when checked, an A5 (1010 0101) is written at that location.
- c) Starting at the end and searching backward to the beginning of User Memory, each location is read and checked for the A5 pattern. If the location verifies "O.K." when checked, a 5A is written at that location.

When RESET is keyed during this program, the KEY SF' message should be displayed.

#### 6.3.3.2 MAT C&S

This diagnostic is designed to test from start to end of User Memory, and is accomplished as follows:

- 1) Determine the length of a random pattern to be written to all of User Memory. The length is from 1 to 256 8-bit random characters.
- 2) Write the random pattern into a section of User Memory.
- 3) Read the last-written section of User Memory and write into the next section.
- 4) Repeat step 3 until all of User Memory is filled with the random pattern.
- 5) Read the contents of the first section of User Memory that was written and verify that it is correct by regenerating the pattern.
- 6) Using the pattern in the first-written section of memory as the original, read the remaining sections of memory and verify their accuracy against the first.
- 7) Repeat steps 5 and 6 five times (reread count) and then repeat the entire procedure, starting at step 1, above.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

### 6.3.3.3 ROWPAT

This diagnostic tests every User Memory bit location having a row or column address common to the row or column address of the test cell. Typically, one such bit location may have been changed when writing into the test cell. To better understand the nature of this test, the following terms must be understood.

Test Cell - The bit location being tested (16 chips simultaneously).

Conflict Cell - The bit location being tested for conflict with the Test Cell.

Row - A row of addresses within the memory chip; one particular location in the row is the test cell.

Column - A column of addresses within the memory chip; one particular location in the column is the test cell.

Chip Row - One of the four rows of 18 memory chips located on each Data (User) Memory board.

Test Pattern - The pattern expected to be found in the test cell. Either one or zero depending on which pass the program is executing.

Flood Pattern - The pattern expected to be found in all other cells (conflict cells). Either zero or one, depending on which pass the program is executing.

The diagnostic is performed as follows:

- a) Flood all of User Memory with zeroes.
- b) Read the current test cell for the flood pattern.
- c) Compliment the flood pattern and write that into the test cell.
- d) Read the test cell for the test pattern.
- e) Read the conflict cell for the flood pattern.

- f) Repeat steps d) and e), making the conflict cell the next location within the column, and then within the row.
- g) Write the flood pattern at the test cell.
- h) Repeat steps b) through g), making the test cell the next location within the row until the test cell has stepped through each memory location within the row.
- i) Repeat steps b) through h) for each row in User Memory.
- j) Flood all User Memory locations with one's and repeat steps b) through i).

When RESET is keyed during this program, the KEY SF'? message should be displayed.

NOTE:

ERROR-MESSAGE INFORMATION FOR  
DATA (USER) MEMORY TESTS IS DOCU-  
MENTED IN PARAGRAPH 6.3.4.2

#### 6.3.4 DIAGNOSTIC ERROR MESSAGE INFORMATION & IDENTIFICATION OF FAULTY RAMS

##### 6.3.4.1 ERROR MESSAGE INFORMATION FOR CONTROL MEMORY TESTS

- \* If a failing Control Memory location is between 0000-1FFF or 4000-4FFF, replace the 6788 board in the MVP chassis Control Memory position #1. Otherwise, replace the 6788 pc in Control Memory position #2 (Ref. Figure ?)
- \* If an error is detected, the error message will be displayed under the same test name. The test will be restarted, and if another error occurs, that message will be displayed under the first error message. This procedure repeats until the screen is full. At this point, "CONTINUE" may be keyed to continue the test.
- \* Occasionally, MAT C&S will display two error messages on the same line when it cannot isolate the problem completely; the more likely error is displayed first.
- \* When the system detects a memory failure, one of the following error messages is displayed:

AECM -- Addressing Error in Control Memory  
BECM -- Bit Error in Control Memory  
PECM -- Parity Error in Control Memory  
VECM -- Verify Error in Control Memory

EXPLANATIONS:

1) AECM aaaa bbbb xxxxxx

Where:     aaaa = The address of the instruction in error  
          bbbb = The conflicting address  
          xxxxxx = An XOR of the expected and actually-read  
                  instruction

This error indicates that writing to Control Memory location bbbb seems to modify location aaaa. The "1" bits in the xxxxxx field of the display indicate which bit(s) have been modified. The error could also occur if a chip at location aaaa had a marginal failure.

2) BECM aaaa xxxxxx

Where     aaaa = The address of the instruction in error  
          xxxxxx = An XOR of the instruction actually read from  
                  memory with the instruction that was expected  
                  to be there.

This error implies that a bit error was detected while reading Control Memory. The "1" bits in the xxxxxx field of the display indicate which bit(s) are incorrect.

3) PECM aaaa ddddd

Where aaaa = The address of the instruction with bad parity.  
dddddd = The instruction located at aaaa. The instruction is reread when displayed and thus may not be the same as when the error occurred.

This error implies that bad parity was detected during execution of the diagnostic. Bad parity may be the result of:

- a) Bits dropped
- b) Bits picked up
- c) Bad parity written
- d) Bad parity-control logic

4) VECM aaaa

Where: aaaa = An address in the section of Control Memory that does not verify correctly.

#### 6.3.4.2 ERROR MESSAGE INFORMATION FOR DATA MEMORY TESTS

- \* If the CPU has 6787 pc loading, and if the failing memory location is between 0000-7FFF, replace the 6787 in Data (User) Memory position #1; if not, change the 6787 in position #2.
- \* If the CPU has 7587 pc loading, and if the failing memory location is between 0000 of bank #1 and FFFF of bank #2, replace the 7587 in Data (User) Memory position #1; if not, change the 7587 in Data (User) Memory position #2.

- \* If an error is detected, the error message will be displayed under the test name. The test will then be restarted, and if another error occurs, that message will be displayed under the first error message. This procedure repeats until the screen is full. At this point, "CONTINUE" may be keyed to continue the test.
- \* If an error occurs, the message will be displayed on the screen unless "P" or "T" was keyed at the beginning of the diagnostic. "P" will print the errors on the printer selected by /215, and "T" will print the errors on device /204. Execution of the diagnostic will continue after the error message is printed.
- \* Occasionally, MAT C&S will display two error messages on the same line when it cannot isolate the problem completely; the more likely error is displayed first.
- \* When the system detects a memory failure, one of the following error messages should be displayed:
  - a) AEDM -- Addressing error in Data Memory (User Memory)
  - b) BEDM -- Bit error
  - c) PEDM -- Parity error
  - d) REDM -- Read error
  - e) VEDM -- Verify error

EXPLANATIONS:

a) AEDM ss.aaaa ss.bbbb xx

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)  
 aaaa = Address of the data in error  
 bbbb = Conflicting address  
 xx = XOR of the expected and actually-read data.

This error indicates that writing to location bbbb seems to modify location aaaa. The "1" bits in the xx field of the display indicate which bits have been modified. The error could also occur if a chip at location aaaa had a marginal failure.



b) BEDM ss.aaaa xxyy

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)  
aaaa = Address of the data in error  
xxyy = XOR of the data actually read from User/Data memory with the data that was expected to be there.  
xx = Corresponds to the byte at location aaaa  
yy = Corresponds to the byte at location aaaa+1

This error implies that a memory error was detected while reading User/Data Memory. The "1" bits in the xxyy field of the display indicate which bit(s) are not correct. If all the bits are zero, one of the two parity bits associated with the pair of bytes read is incorrect.

c) PEDM ss.aaaa

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)  
aaaa = Data memory address (i.e., the current value of the PC's) at the time of the error. This is probably, but not necessarily, the address of the memory location with bad parity.

This error implies that bad parity was detected during a read of 8-bit User/Data Memory.

Bad parity may be the result of:

- 1) Bits dropped
- 2) Bits picked up
- 3) Bad parity-check logic

This error should be serious enough to warrant the executing of a User/Data Memory diagnostic. However, it may be possible to attempt re-execution of the currently-loaded system program. If the error is reported again, a User/Data Memory diagnostic should be run to locate the bad memory chip.

NOTE:

In order to determine which bit is bad, a technician may ground L41 pin 3 on the 6789 board; this action disables parity-error logic. If this is performed, a different error message will be displayed.

d) REDM ss.aaaa xx

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)  
aaaa = Address of the data in error  
xx = XOR of the data in memory with the data that was expected to be there.

This error implies that a memory error was detected while reading User/Data Memory. The "1" bits on the xx field of the display indicate which bits are not correct. If all the bits are zero, a bit in the other byte of the pair of bytes is incorrect.

e) VEDM ss.aaaa

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)  
aaaa = Address of the data in error

This error is reported to a system program being given control after loading, or when memory is verified in response to RESET or CLEAR being executed. The area of User/Data Memory used for storing constants (BASIC verb tables, math constants, messages) does not verify correctly.

The operator should attempt to reload the particular system program. If the error recurs, however, the User/Data Memory Diagnostic should be run.

#### 6.3.4.3 MEMORY DIAGNOSTIC INTERPRETATIONS USING THE MEMORY ERROR CHIP IDENTIFIER (MECI) PROGRAM

MECI is not a diagnostic, but it is a program that provides a means, other than using RAM-board layout charts, for locating RAM failures. MECI requests the exact configuration of Control and Data (User) Memory, then waits for the operator to key in an error message that occurred during a memory diagnostic or during the loading of BASIC-2. That accomplished, the program "points out" the failing RAM by displaying a graphic of the pc board with an 'X' at the location of the bad RAM.

The part number for the MECI program diskette is WL# 701-2452. The program is self-explanatory; however, the following stipulations apply.

- 1) Hardware Requirement: 2200VP/MVP with 16K memory and an 80 x 24 CRT.
- 2) "RETURN" must be keyed after each field. Keying "RETURN" prior to the end of a field causes the next field to be displayed.
- 3) The operator must specify the disk file from which data will be compared against PECM data (if the error occurred while trying to load from disk). If no file is desired, key in spaces and then "RETURN"; the file name defaults to "BASIC-2 (@@)".
- 4) Press any non-SF key to clear display and enter a 'next' error; or, press any SF key to enter a different memory configuration. This is not valid when in the EDIT SYSTEM ERROR mode.
- 5) Note that User/Data Memory board #1 is close to the CPU logic boards, and board #2 is close to the CPU power supply. (Ref: Figure ?)
- 6) When in the EDIT SYSTEM ERROR mode, simply key in the error message that was displayed when the RAM fault was detected. Key "RETURN"; MECI will point out, in the display of terminal #1, which RAM has failed.


#### 6.3.4.4 MEMORY DIAGNOSTIC INTERPRETATIONS BY DIAGRAM

If MECI is not available, the following charts will point out which RAM is failing. To use the charts:

24 bits


**CONTROL MEMORY DIAGNOSTIC INTERPRETATION**

\*SAME HARDWARE ASSIGNMENTS ON BOTH BOARDS



BOARD #2

HEX ADDRESSES IN CONTROL MEMORY



BOARD #1

HEX ADDRESSES IN CONTROL MEMORY

ADDRESS LINES A0-A5 FOR L1-L6, L10-L15, L16-L27

ADDRESS LINES A0-A5 FOR L28-L33, L37-L42, L43-L54

ADDRESS LINES A0-A5 FOR L55-L60, L64-L69, L70-L81

ADDRESS LINES A0-A5 FOR L1-L6, L10-L15, L16-L27

ADDRESS LINES A0-A5 FOR L28-L33, L37-L42, L43-L54

ADDRESS LINES A0-A5 FOR L55-L60, L64-L69, L70-L81


**EXAMPLE DIAGNOSIS:**

ERRORS DISPLAYED DURING CONTROL MEMORY DIAGNOSTIC:

SFF#	TEST:	RESULT DISPLAYED:	MESSAGE	PASS #
01	ADDRESS 24	*ERROR BETWEEN 28BF AND 28C0 (004000)	#0000*	
02	MAP CAS 24	*ERROR-PC'S-28A0 (000000/004000) XOR-004000	#0000*	
03	ROWPAT 24	*FAILURE AT PC'S 28A0 (000000/004000) XOR-004000	#0000*	

NOTE THAT IN EACH TEST, XOR YIELDS 004000 BETWEEN CONTROL MEMORY LOCATIONS 28BF AND 28C0, LOCATED IN ROW #3 (BOARD #2).

FIGURE 6-1



- FROM BOARD FIGURES ABOVE:
- ①- CHIP ENABLES FOR ROWS 1&4 (4096x24 BITS EACH)
  - ②- CHIP ENABLES FOR ROWS 2&3 (4096x24BITS EACH)
  - ③- CHIP ENABLES FOR CHIPS 5&6 (ROW NOT LOADED ON 8K BOARDS)
  - ④- I/O BUFFER
  - ⑤- SELECT DECODER
  - ⑥- I/O BUFFER
  - ⑦- PARITY BIT(S)



HEX ADDRESS LOCATIONS  
& BANK NUMBERS


WHEN LOADED IN DATA MEM. BOARD SLOT#1	WHEN LOADED IN DATA MEM. BOARD SLOT#2
4000-5FFF (BANK #1)	C000-DFFF (BANK #1)
6000-7FFF (BANK #1)	E000-FFFF (BANK #1)
8000-1FFF (BANK #1)	8000-9FFF (BANK #1)
2000-3FFF (BANK #1)	A000-BFFF (BANK #1)

1 BANK = 64K

PEDM 5-00008

ODD ADDRESSES  
(1,3,5,7,9,B,D,F)

EVEN ADDRESSES  
(0,2,4,8,A,C,E)



BOARD NOMEN- CLATURE	ROWS LOADED WITH RAM ICs										RAM SIZE
	A	B	C	D	E	F	G	H			
7587-1					X	X	X	X	X	X	64K
7587-2			X	X	X	X	X	X	X	X	96K
7587-3	X	X	X	X	X	X	X	X	X	X	128K

FIGURE [REDACTED] DIAGNOSTIC DIAGRAM

- 1) Find the appropriate configuration in chart #1
- 2) Find the bank # and address in the bank that corresponds with the bank and address that was displayed in the error message. This step points out which ROW of RAM in the two boards contains the failing chip.
- 3) Chart #2 points out which half of the row contains the faulty RAM, depending on whether the address of the error location is even or odd.
- 4) Any bits that are on (1) in the XOR field are bad.

### 6.3.5 REGISTER DIAGNOSTICS

#### 6.3.5.1 GENERAL PURPOSE REGISTERS

This diagnostic is designed to test the F0-F7, CH, CL, PH, PL, SL and K registers in such a manner that it may be determined whether or not bits have gone bad, or whether a conflict in addressing (of registers) exists. It is accomplished in the following manner:

- a) Flood all registers with all zeroes.
- b) For each register:
  1. Set the test pattern to 00.
  2. Set the test register to the test pattern value.
  3. Verify that the test register holds the test pattern value.
  4. Verify that the other registers have not been changed.
  5. Add 01 to the test pattern value.
  6. Repeat steps 2 through 5 until test pattern equals 00.
  7. Repeat steps 1 through 6 until all registers have been tested. Note that the SH register is not tested, due to the ability of system hardware to change its bit status.

A check on register K is made prior to the occurrence of any test displays. Should REGISTER TEST fail to appear on the CRT, then register K may be failing.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after the program has halted, key HALT/STEP again.

Normal Display:

```
REGISTER TEST
# LLLL
```

where: LLLL = number of completed loops

#### 6.3.5.2 GENERAL REGISTERS ERROR DISPLAYS

a)

```
REGISTER TEST
# FFFF
REGISTER TT AND CC ERROR (XX)
# LLLL
```

where: FFFF = Number of completed loops at time of error  
TT = Name of register under test  
CC = Name of conflict register  
XX = Contents of register CC

This error is caused when testing register TT, register CC was found not to contain the expected.

b)

```
REGISTER TEST
# FFFF
REGISTER TT ERROR (XX)
# LLLL
```

This error is caused when the register under test fails to hold the test pattern.



### 6.3.5.3 AUXILIARY/STACK

This diagnostic is designed to check the Auxiliary registers to determine whether each Auxiliary register will:

- a) Hold a particular pattern.
- b) Have any effect on any other auxiliary register.
- c) Have any effect on any stack level.

Two separate patterns are used by the routine:

- a) Test pattern - One of 8 patterns (below) which is expected to be in the Auxiliary register under test.

- 1. 0000 0001      0000 0001
- 2. 0000 0010      0000 0010
- 3. 0000 0100      0000 0100
- 4. 0000 1000      0000 1000
- 5. 0001 0000      0001 0000
- 6. 0010 0000      0010 0000
- 7. 0100 0000      0100 0000
- 8. 1000 0000      1000 0000

- b) Conflict pattern - Either all 0's or all 1's, depending on what pass the program is executing.

The tests are executed as follows:

- a) All Auxiliary registers and the Stack are initialized with the conflict pattern.
- b) The current test Auxiliary register is written with the current test pattern.
- c) The test Auxiliary register is read as follows:
  - 1. TPA - writes the test pattern.
  - 2. PC's are complemented.
  - 3. XPA - reads the test pattern.
  - 4. PC's are checked against the expected pattern.

5. TAP - reads the complemented test pattern.
  6. PC's are complemented again.
  7. PC's are checked against the expected pattern.
- d) The remaining Auxiliary registers and the stack are checked to determine whether or not they still contain the conflict pattern.
  - e) Steps b) through d) are repeated until all test patterns have been tested.
  - f) Steps b) through e) are repeated until all 32 Auxiliary registers have been tested.
  - g) The conflict pattern is complemented and steps a) through f) are repeated.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after program has halted, key HALT/STEP again.

#### NORMAL DISPLAY

```
AUXILIARY TEST
# LLLL
```

where: LLLL = number of completed loops

#### 6.3.5.4 AUXILIARY/STACK ERROR DISPLAYS

a)

```
AUXILIARY TEST
# FFFF
AUX TT FAILURE (XXXX)
# LLLL
```

where: FFFF = Number of completed loops at time of error  
TT = Auxiliary register under test  
XXXX = XOR of expected and actual

This error occurs when the Auxiliary register under test is found not to contain the expected test pattern.

b)

```
AUXILIARY TEST
# FFFF
AUX TT AND AUX CC FAILURE (XXXX)
# LLLL
```

where: CC = Conflict register

This error is caused when Auxiliary register CC was found not to contain the expected test pattern.

c)

```
AUXILIARY TEST
# FFFF
STACK AND AUX TT FAILURE (XXXX)
# LLLL
```

This error is caused when a Stack level was found not to contain the expected test pattern.

#### 6.3.5.5 STACK/AUXILIARY

This diagnostic is designed to check the Stack, to determine whether each Stack level will:

- a) Hold a particular pattern.
- b) Have an effect on any other Stack level.
- c) Have an effect on any Auxiliary register.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after program has halted, key HALT/STEP again.

#### NORMAL DISPLAY

```
STACK TEST
# LLLL
```

where: LLLL = Number of completed loops

#### 6.3.5.6 STACK/AUXILIARY ERROR DISPLAYS

a)

```
STACK TEST
# FFFF
STACK FAILURE (XXXX)
# LLLL
```

where: FFFF = Number of completed loops at time of error  
XXXX = XOR of expected and actual

This error is caused when a Stack level fails to maintain the expected pattern.

b)

```
STACK TEST
# FFFF
AUX YY FAILURE (XXXX)
# LLLL
```

where: YY = Auxiliary register

This error is caused when a particular Auxiliary register fails to maintain the expected pattern.

## 6.4 BASIC-2 LANGUAGE DIAGNOSTIC DISPLAYS

This particular diagnostic will stop on any error relating to the BASIC-2 interpreter. The source of any BASIC-2 Interpreter malfunction may be traced to a fault (or faults) at any level of CPU hardware operation. The following displays will appear during a test run of the 2200VP BASIC Language diagnostic.

### BASIC-2 DIAGNOSTIC

#### TESTING 2200VP BASIC-2

##### STATEMENTS

TESTING COM.....OKAY	TESTING COM(COM;COM).....OKAY
COM CLEAR	LET, IF/THEN/ELSE
FOR/NEXT/STEP	STR()
DATA/READ/RESTORE	DEFFN
GOSUB/RETURN	DEFFN'/GOSUB'
ON GOTO/GOSUB	RETURN CLEAR

#### TESTING 2200VP BASIC-2

##### ALPHANUMERICS

TESTING ALL, HEX.....OKAY	TESTING BIN.....OKAY
LEN	NUM
POS	VAL
VER	CONCATENATION
ADD(C)	AND,OR,XOR
BOOL	DAC
DSC	SUB(C)

TESTING 2200VP BASIC-2  
MATHEMATICAL FUNCTIONS

TESTING #PI,RND.....OKAY	TESTING INT.....OKAY
SIN	COS
TAN	ARCSIN
ARCCOS	ARCTAN
ABS,SGN	LOG
EXP	SQR
LGT	FIX,MOD
ROUND(X,Y)	MAX,MIN

TESTING 2200VP BASIC-2  
SCIENTIFIC MATRIX

TESTING MAT EQUALITY...OKAY	TESTING MAT ADD, SUB.....OKAY
MAT CON,XER,IDN	MAT SCALAR MULT
MAT TRANSPOSE	MAT MULT
MAT INVERSE	MAT REDIM
MAT READ	

TESTING 2200VP BASIC-2  
COMMERCIAL MATRIX

TESTING MAT CONVERT....OKAY	TESTING MAT MOVE.....OKAY
MAT SORT	MAT COPY
MAT MERGE	MAT SEARCH

TESTING 2200VP BASIC-2

GENERAL I/O

TESTING \$IF ON.....OKAY  
\$GIO

TESTING \$TRAN.....OKAY

TESTING 2200VP BASIC-2

GENERAL I/O

SPACK

INTERNAL FORMAT.....OKAY  
DELIMITER FORMAT  
FIELD FORMAT  
MISCELLANEOUS

SUNPACK

INTERNAL FORMAT.....OKAY  
DELIMITER FORMAT  
FIELD FORMAT

6.5 2236D AND 2236MXD DIAGNOSTIC PROCEDURES

Refer to Module Repair Guides 3, 3.1, and 3.2.

NOTES:



NOTES:

## SECTION 7

### SYSTEM-LEVEL MAINTENANCE, ADJUSTMENTS, AND TROUBLESHOOTING

This section contains preventive maintenance, adjustment, and troubleshooting procedures for the 2200MVP system. Only the CPU and the 2236D Interactive Terminals are given detailed treatment here. All available peripherals are fully documented in other Wang or OEM manuals. See the preface of this manual for a listing of these publications.

#### 7.1 PREVENTIVE MAINTENANCE

To ensure trouble-free operation the 2200MVP must have periodic preventive maintenance, consisting of inspection, cleaning, and adjustments. The PM procedures for the CPU and the 2236D Terminals are given in this section.

The following preventive maintenance routines should be performed once every six to twelve months. This preventive maintenance schedule assumes a clean operating environment and a normal operating time during the standard five-day, 40 hour weeks. A dusty environment or any substantial increase in system operating time will require that the preventive maintenance be scheduled at closer intervals. In addition, these maintenance routines should be performed during each unscheduled service call.

##### 7.1.1 CENTRAL PROCESSING UNIT

The following preventive maintenance procedure should be performed every six to twelve months.

1. Check the unit cooling fan for proper operation.
2. Clean the CPU according to the following procedure:
  - a. Remove the top and bottom covers from the CPU.
  - b. Remove the I/O controllers.

- c. Use a soft-bristle brush to remove dust from the inside of the CPU.
  - d. Remove each printed circuit board from the CPU and clean the finger connectors, using an eraser.
  - e. Using an eraser, clean the finger connectors of each I/O controller, and then reinstall the controllers in the CPU.
  - f. Use a mild detergent and a soft cloth or sponge to remove dirt and grime from the CPU cabinetry. Do not use abrasive or corrosive chemicals.
  - g. Replace the top and bottom covers to the CPU and tighten them securely.
3. Check the power supply for voltage and ripple according to the procedure given in section 7.3.2. Adjust if necessary.
  4. Run the Diagnostics discussed in section 6, as needed, to confirm proper operation of the CPU circuitry.

#### 7.1.2 2236D INTERACTIVE TERMINALS

The following preventive maintenance procedure should be performed every six to twelve months.

1. Check the unit cooling fan for proper operation.
2. Clean the 2236D terminal according to the following procedure:
  - a. Remove the top cover from the unit.
  - b. Use a soft-bristle brush to remove dust and dirt from inside the unit (especially from the CRT and Flyback).
  - c. Use a soft cloth and a mild detergent to clean the face of the CRT. Do not use an abrasive cleanser.
  - d. Use a soft-bristle brush to remove dust and dirt from the keyboard.
  - e. Clean the outside covers of the unit with a soft cloth or sponge and a mild detergent.

- f. Return the top cover and tighten securely.
3. Check the power supply voltage and ripple according to the procedure given in section 7.3.3. Adjust if necessary.
4. Check the unit for proper operation.

### 7.1.3 PREVENTIVE MAINTENANCE FOR SYSTEM PERIPHERALS

Each model printer, plotter, disk drive, and tape drive has its own preventive maintenance schedule and procedure, which is documented in a specific maintenance publication for that model. For a summary of these publications, see the 2200MVP System-Level Documentation list in the preface of this manual.

## 7.2 SYSTEM-LEVEL PREVENTIVE MAINTENANCE

### 7.2.1 LUBRICATION

No lubrication is required in 2200MVP CPU or the 2236D Terminals. Other system peripherals, especially those containing moving parts, may have special lubrication requirements. See specific maintenance manuals for instructions.

### 7.2.2 SYSTEM ECN'S

Ensure that the 2200MVP system is kept up-to-date by verifying and installing all required ECN's.

## 7.3 ADJUSTMENTS

Adjustments, particularly electrical adjustments, should be performed only when the parameter measured proves to be out of tolerance. Do not make electrical or mechanical adjustments indiscriminately. Before making any adjustments, be certain that the measuring instruments are properly calibrated.

### 7.3.1 RECOMMENDED TEST EQUIPMENT/TOOL LIST

1. Digital Voltmeter, with an accuracy of at least  $\pm 1\%$  of full scale (or of reading) and 1 mv resolution factor. Analog Multimeters have accuracy and resolution factors that are unacceptable for certain critical measurements.  
Acceptable Type/Equivalent: FLUKE #8000A
2. Multimeter, 20,000 ohms/volt (minimum); 2% or better full scale accuracy; for less critical measurements.  
Acceptable Type/Equivalent: TRIPLETT VOM #630NA
3. Oscilloscope, with two X1 probes and two X10 probes.  
Acceptable Type/Equivalent: TEKTRONIX #465
4. Allen wrench Set.
5. Plastic alignment screwdriver for video display adjustments.
6. Torque driver (Utica, TS-100).
7. Hex nut driver set.
8. Heavy duty screwdriver with well-insulated handle, for discharging video display anode voltage.
9. Insulated heavy-gauge ground wire with insulated alligator clips, for use with item 8, above.
10. Small screwdriver with insulated shank, used mostly for voltage adjustments.

#### NOTE:

In addition to the above list, many system peripherals will require special tools and test equipment for adjustment and maintenance.

### 7.3.2 CPU VOLTAGE ADJUSTMENT PROCEDURE

1. Turn the system power OFF.
2. Remove the top cover of the CPU.
3. Turn the system power ON.
4. Check DC voltages with a digital voltmeter for the specified values, as listed in Table 7-2. Adjust the trimpots where indicated in Figure 7-1 to obtain correct voltage levels where necessary.

#### IMPORTANT:

Be sure to connect the COMMON lead of the voltmeter to a  $\pm 0V$  connection, NOT the chassis or I/O controller rail. Erroneous readings will result if chassis ground is used as the voltmeter reference. The oscilloscope ground clip should also be attached to  $\pm 0V$ , NOT chassis ground.

5. Using an oscilloscope with an X1 probe, measure the ripple at the points indicated in Table 7-2. AC ripple should not exceed the limits specified. If any voltage or ripple measurement is out of specification, troubleshoot the CPU power supply.
6. Note that when increasing RAM capacity by field conversion, or when adding extra I/O capabilities to the CPU, all voltages must be rechecked and readjusted when necessary.

#### NOTE:

The CPU regulator board will be one of the types shown in Figures 7-1 and 7-2. The standard MVP chassis uses the 6797 board, and the MVP-A uses the 7397 board. These boards are not interchangeable. For the location of the regulator board in the CPU chassis, see Figure 1-8.




FIGURE 7-1 6797 REGULATOR BOARD




FIGURE 7-2 7397 REGULATOR BOARD

TABLE 7-2 CPU VOLTAGE REGULATOR ADJUSTMENTS

LOCATION	VOLTAGE	LIMITS	ADJUST		RIPPLE
			6797	7397	
Pin J <sub>1</sub>	+5VR1	+4.95 vdc to +5.05 vdc	R2	R5	15 mvp-p
Pin L <sub>1</sub>	+5VR2	+4.95 vdc to +5.05 vdc	R5	R16	15 mvp-p
Pin M <sub>1</sub>	+12VR	+11.95 vdc to +12.05 vdc	R26	R33	15 mvp-p
Pin N <sub>1</sub>	-12VR	-11.95 vdc to -12.05 vdc	R15	R43	35 mvp-p
Pin S <sub>1</sub>	-5VR	-4.95 vdc to -5.05 vdc	R10	R51	25 mvp-p

### 7.3.3 2236D ADJUSTMENTS

#### 7.3.3.1 2236D VOLTAGE ADJUSTMENT PROCEDURE

1. Turn the unit power OFF.
2. Remove the top cover of the terminal.
3. Turn the unit power ON.
4. Check DC voltages with a digital voltmeter for the specified values, as listed in Table 7-3. Adjust the trimpots where indicated in Figure 7-3 to obtain correct voltage levels where necessary. Be sure to connect the COMMON lead of the voltmeter to a + 0V connection, not the chassis, or erroneous readings will result.
5. Using an oscilloscope with an X1 probe, measure the ripple at the points indicated in Table 7-3. AC ripple should not exceed the limits specified. Be sure to connect the oscilloscope ground clip to + 0V, not to chassis ground. If any voltage or ripple measurement is out of specification, troubleshoot the CPU power supply.
6. A similar procedure should be followed for each peripheral unit having a self-contained power supply.

TABLE 7-3 2236D VOLTAGE REGULATOR ADJUSTMENTS

LOCATION	VOLTAGE	LIMITS	ADJUST	RIPPLE
7067 Pins S/15	+5VR	+4.95 vdc to +5.10 vdc	R4	20 mvp-p
7067 Pin 12	-5VR	-4.90 vdc to +5.10 vdc	R19	15 mvp-p
7067 Pins F/6	+12VR	+11.80 vdc to +12.20 vdc	R10	50 mvp-p
7067 Pins H/7	-12VR	-11.80 vdc to -12.20 vdc	R16	50 mvp-p






FIGURE 7-3 7067 REGULATOR BOARD

### 7.3.3.2 VIDEO DISPLAY UNIT ADJUSTMENTS

**CAUTION:**

No work should be attempted on an exposed Video Display Chassis by anyone not familiar with servicing procedures and precautions.

#### 7.3.3.2.1 SAFETY WARNING

1. A good practice, when working inside any electronic chassis, is to use only one hand. This will avoid the possibility of carelessly putting one hand on chassis or ground and the other on an electrical connection, causing severe electrical shock.
  
2. Extreme care should be used in handling the cathode ray tube; rough handling may cause implosion, due to atmospheric pressure. Do not nick or scratch the CRT or subject it to any undue pressure.

3. Avoid prolonged exposure at close range to unshielded areas of the cathode ray tube. Possible danger or personal injury from unnecessary exposure to X-ray radiation may result.

#### 7.3.3.2.2 MOTOROLA DISPLAY CHASSIS

1. Remove the cover of the 2236D Interactive Terminal.
2. Connect a voltmeter to pin 22 of the video PCB and adjust Regulator, R74 (see CAUTION below), for a meter reading of  $+73.0 \text{ vdc} \pm 1.0 \text{ vdc}$ . See Figure 7-4.

#### CAUTION:

Do not adjust the regulator control through its total range or damage to the display unit may result.

3. Remove the video input cable from the display chassis. Connect a jumper from chassis ground to the center conductor of the input connector.
4. Connect a X10 oscilloscope probe to Q3 collector and adjust Video Bias, R10, for +30 vdc. If Q3 oscillates while adjusting R10, temporarily connect a capacitor having a value from .05 uf to .68 uf @ 25V between Q2 base and ground.
5. Remove the shorting jumper and capacitor (step 4) and reconnect the video cable.
6. Enter the following program in the 2200MVP:

```
1 PRINT "HO";  
2 GO TO 1  
RUN  
EXECUTE
```




FIGURE 7-4 MOTOROLA VIDEO DISPLAY BOARD

The display should fill with alternate HO characters.

7. Set horizontal hold and vertical hold controls to midrange.
8. Adjust horizontal oscillator coil (L1) for horizontal sync. If an 80 x 24 controller is installed in a system, the horizontal oscillator coil (L1) on the Motorola Video Display Chassis must be adjusted very carefully for a stable display. This adjustment has a limited range of stability with the 80 x 24 display, and must be set in the middle of this stable range. Be sure to turn the power off and on several times after adjusting the coil to be sure horizontal sync is achieved; otherwise another service call will be required to readjust L1.
9. Adjust Vertical Size, R65, for a vertical height of 8.5 inches (21.6 cm).
10. Adjust Width, L4, for 10 inches (25.4 cm) horizontal deflection.
11. Adjust Vertical Linearity, R52, for characters of equal height.
12. Adjust the centering tabs on the CRT yoke for a centered display. Be sure the tabs are at least 90° from each other.
13. Repeat steps 8 through 12 until proper horizontal deflection, vertical deflection, and centering raster are achieved.
14. Adjust Focus, R17, for best overall focus.

### 7.3.3.2.3 WANG DISPLAY CHASSIS

1. Connect a digital voltmeter to the +12V test point (Point A in Figures 7-5 or 7-6; reference chassis ground).
2. For models with a power supply module, adjust the +12VR on the 7255 for +12.00 vdc  $\pm$  .10 vdc. See Figure 7-6.
3. For models without a power supply module, adjust the +12V regulator card (7067 PC board) for +12 vdc  $\pm$  .10 vdc.
4. Connect an oscilloscope to pin M (Point M in Figure 7-5). Adjust the Dynamic Focus coil (Z1) for an amplitude of 300V p-p as observed on the oscilloscope. Disconnect the oscilloscope.
5. Enter a program in the system to display a screen filled with the characters "H0".
6. Set both horizontal hold (R33) and vertical hold (R15) to the middle of the stable display range.
7. Adjust the vertical size (R24) for a vertical height of 8.5 inches (21.6 cm) on the 12" display.
8. Adjust the vertical linearity (R18) for character rows of equal height.
9. Repeat steps 7 and 8 until both requirements can be met.
10. Adjust the width coil (Z2) for 10 inches (25.4 cm) of horizontal deflection on the 12" display.
11. Adjust the horizontal phasing (R35) for characters centered horizontally on the raster (turn the brightness up sufficiently to observe the raster).
12. Adjust the focus (R28) for the best overall focus.




FIGURE 7-5 WANG VIDEO DISPLAY BOARD




FIGURE 7-6 POWER SUPPLY MODULE FOR WANG DISPLAYS

## 7.4 TROUBLESHOOTING THE 2200MVP

This section provides troubleshooting aids that will be helpful in identifying the more common system faults. Use a logical approach to troubleshoot the system: observe the problem symptoms carefully, and then isolate the problem by logical deduction.

### NOTE:

Be certain to verify or install all required ECN's.

### 7.4.1 THE CENTRAL PROCESSING UNIT

From a system standpoint, troubleshooting the CPU involves a relatively simple procedure. The following steps should be performed.

1. Remove all peripheral controllers from the CPU. Check the address switch settings. Ensure that all cables from peripherals to controllers are secured. Replace only the 2236MXD and the disk controllers(s). Check all voltages for proper levels. If the problem persists, continue with ROUTINE A (in Section 7.4.3). Otherwise continue with step 2.
2. If the problem persists, replace each board presently in the CPU (and I/O) with a known good board (same revision if possible) until the problem disappears (never rule out the possibility of multiple problems). If the problem still persists, there may be a software problem.
3. Once the problem has been removed, run all System and BASIC-2 Diagnostics. If any further errors are discovered from these diagnostics, follow the procedures outlined in the 2200MVP Troubleshooting Flowchart (Section 7.4.3). Otherwise, continue with step 5.



4. Replace only the suspected bad peripheral controller with a known good one in the CPU. If the problem recurs and appears to be in the peripheral, troubleshoot that peripheral according to the procedures given in the specific maintenance manual for that peripheral. A list of these manuals is given in the preface of this manual.
  
5. Plug all peripheral controllers into the CPU and recheck all voltages. Run all system and peripheral diagnostics to ensure that the system operates properly in its final configuration.

#### 7.4.2 THE SYSTEM PERIPHERALS


Because of the wide range of peripherals available to the 2200MVP System, it would be impractical to present here a full troubleshooting procedure for each. All available peripherals are fully documented in their own maintenance publications. The unit maintenance manual is generally the most helpful document for troubleshooting the peripheral. In addition, many peripherals have Module Repair Guides (MRGs) which give special procedures, test routines, and diagnostics to aid in repairing the individual PC boards in the units.

For a summary of these maintenance publications, see the 2200MVP System-Level Documentation list in the preface of this manual.


#### 7.4.3 2200MVP TROUBLESHOOTING FLOWCHART

The 2200MVP Troubleshooting Flowchart, starting on the next page, presents a logical approach to troubleshooting the system.


2200MVP TROUBLESHOOTING FLOWCHART



2200MVP TROUBLESHOOTING FLOWCHART





2200MVP TROUBLESHOOTING FLOWCHART




ROUTINE D

2200MVP TROUBLESHOOTING FLOWCHART







2200MVP TROUBLESHOOTING FLOWCHART




2200MVP TROUBLESHOOTING FLOWCHART








2200MVP TROUBLESHOOTING FLOWCHART





ROUTINE 6

Is the display partially filled with random characters but also contains: "\*\*\*SYSTEM ERROR (PECM XXXX)\*\*\* PRESS RESET", where the Parity Error changes each time the CPU power is turned on?

For random displays, I/O controllers are most commonly at fault; the more obvious symptoms for problem recognition are explained in ROUTINE 7A

GO TO ROUTINE 7A

Yes

Replace 6790 (IC) Board.

Does problem still persist?

No Go to ROUTINE A

Yes

Replace 6791 (Stack) Board.


Does problem still persist?

No Go to ROUTINE A

Yes

Go to Step 2  
(page 7-15).


TO ROUTINE 'A'



2200MVP TROUBLESHOOTING FLOWCHART

ROUTINE 7B

OUTPUT BUS FAILURES



2200MVP TROUBLESHOOTING FLOWCHART



2200MVP TROUBLESHOOTING FLOWCHART

7B (continued)

Is the first line in display as follows?  
 "CMOUNT'SYSTEM'pp?=?"  
 After RESET is keyed, is the following displayed?  
 ".....AJPRESS'RESETMJ'....."(32 ' characters ...'"  
 (16 ' characters)

No

Yes

OB<sub>7</sub> held @ +0V (repair)

Is "\*\*\* SYSTEM ERROR (PECM 80XX) \*\*\* PRESS RESET" displayed? If RESET is keyed, "KEY SF'?\_" is displayed but disk cannot be accessed.

No

Yes

OB<sub>8</sub> held @ +0V (repair)

Random display? No other symptoms.

No

Yes

OBS held @ +0V (repair)

GOOD LUCK-Return to Step 2, page 7-15

Does problem still persist?

To step 2

no

Return to ROUTINE A



NOTES:

SECTION 8  
UPGRADES/CONVERSIONS

8.1 VP TO MVP CONVERSIONS

8.1.1 CENTRAL PROCESSING UNIT

- a) Replace 6793 board with 6793-1.
- b) Replace 6788A #1 board with 6788-1A.
- c) Install 2236MXD controller (address set to '00').

8.1.2 2270 TO 2270A-D CONVERSION

- a) Remove the 210-7018A Disk Microprocessor.
- b) Modify the 220-3011 Disk Cable and 220-0066-3 cable as described in Appendix A of Service Bulletin 82 (if necessary). Be sure pin 11 of the 220-0066-4 cable is NOT connected to the fingerboard.
- c) Install the 210-7218C Disk Microprocessor, being sure to reconnect all cables.
- d) Adjust the power supply regulators and phase-locked loop.

8.1.3 2270A TO 2270A-D CONVERSION

ECN 9617:

- a) Remove PROMS L91 and L92.
- b) Insert PROM 378-2256 in L92.
- c) Insert PROM 378-2257 in L91.

8.1.4 2236 TO 2236D CONVERSION

- a) Remove 210-7292A CPU.
- b) Insert 210-7292-1A CPU.

8.1.5 2236MXC TO 2236MXD CONVERSION

- a) Remove 177-2236-1 MXC Controller.
- b) Replace with 177-3236-1 MXD Controller.

## 8.2 MVP to MVP-A CONVERSION

When system upgrades are made by adding more peripherals and controllers, it may also be necessary to upgrade the standard MVP to an MVP-A to accommodate the extra current demand; the MVP-A makes 20 amps available to the I/O. Use the guidelines set forth in section 3.6 to determine the need for an MVP-A conversion.

- a) Exchange the MVP chassis for an MVP-A chassis, WL# 270-0451 (50Hz) or WL# 270-0452 (60 Hz).
- b) Replace the standard 210-6797 regulator with a 210-7397 regulator.
- c) A conversion kit (WL# 200-0322) is available containing the MVP-A chassis and the 210-7397 regulator.

## 8.3 2200MVP EXPANDED MEMORY

The 2200MVP is now available with an expanded data memory capability. This provision for greater memory (up to 256K) is made possible by the use of 16K RAMS (377-0345) in a new 210-7587 PCB. To accommodate the memory increase the Bootstrap PROMS, Operating System, diagnostics, and system hardware have to be changed. An explanation of these changes follows.

### 8.3.1 BOOSTSTRAP PROMS

2200 VP/MVP Bootstrap Release 2.2 has been incorporated by ECN #9772. For a system to operate with an expanded memory, this ECN must be performed. The old PROMS on the 210-6789 must be replaced with the following:

378-2045R1 = L27

378-2046R1 = L28

378-2047R1 = L29

#### NOTE:

The 2270A diskette drive must have ECN #9617 installed (new PROMS 378-2256, 378-2257).

### 8.3.2 OPERATING SYSTEM

The MVP Operating System must be at revision 5 or higher (WL# 701-2294E).

### 8.3.3 DIAGNOSTICS

The system diagnostics contained on the Operating System diskette, which are essentially the same as the older diagnostics, have the added capability to test systems with expanded memory.

### 8.3.4 HARDWARE CHANGE

To allow for the use of the 210-7587 and the 16K RAMS in existing MVP systems, the following hardware change must be made.

#### NOTE:

Because all changes are downward compatible (the current VP/MVP will work with them), all PC boards should be modified to facilitate their replacement. The 6798 motherboard needs to be updated only if a 7587 memory board is to be installed in the unit.

#### 210-6790 [5]

1. Change C4 to .0033 uf (300-1909). C4 is located on the schematic at coordinates I3.
2. Add a wire from L51 pin 7 to connector X<sub>3</sub>.
3. Add a wire from L51 pin 9 to connector 20<sub>3</sub>.
4. Cut the etch between L18A pin 9 and connector 12<sub>2</sub>.
5. Add a wire from L49 pin 9 to connector 12<sub>2</sub>.
6. Add a wire from L49 pin 10 to L28 pin 6.

7. Add a wire from L49 pin 11 to L39 pin 8.

8. Change the E-REV level from 4 to 5.

210-6791 3

1. Insert a 7427 (376-0125) into location L21A. Pin 1 should be located toward the bottom of the board. Connect pin 7 to  $\pm 0V$  and pin 14 to +5V.

2. Cut the etch connected to L53 pin 2 at pin 2.

3. Add a wire from L32 pin 13 to L53 pin 2.

4. Add a wire from L32 pin 12 to connector H<sub>2</sub>.

5. Add a wire from L32 pin 12 to L21A pin 12.

6. Jumper L21A pins 3 and 13 together.

7. Add a wire from L32 pin 11 to L21A pin 6.

8. Add a wire from L21A pin 1 to L41 pin 2.

9. Add a wire from L21A pin 2 to L41 pin 6.

10. Add a wire from L21A pin 13 to L41 pin 7.

11. Add a wire from L21A pin 4 to L22 pin 4.

12. Add a wire from L21A pin 5 to L22 pin 6.

13. Add a wire from L22 pin 3 to connector 8<sub>2</sub>.

14. Add a wire from L22 pin 5 to connector 1<sub>3</sub>.

15. Add a 2.2K resistor (330-3022-4B) between L22 pin 3 and +5V.
16. Add a 2.2K resistor between L22 pin 5 and +5V.
17. Change the E REV level from 2 to 3.

210-6793-1 [2]

1. Add a wire from L39 pin 3 to L35 pin 10.
2. Add a wire from L39 pin 4 to connector R<sub>3</sub>.
3. Add a wire from L39 pin 5 to L35 pin 6.
4. Add a wire from L39 pin 6 to connector H<sub>3</sub>.
5. Change the E-REV level from 1 to 2.

210-6798 [3]

For access to the motherboard, remove the bottom access panel by removing the feet on the underside of unit. All modifications described below can be performed without removing the motherboard from the chassis. See Figure 1-8 for the location of PC boards in the CPU chassis.

1. Add a wire from 6793-H<sub>3</sub> to 6791-8<sub>2</sub> to 6787 (DM1) - M<sub>2</sub> to 6787 (DM2)-M<sub>2</sub>.
2. Add a wire from 6793-R<sub>3</sub> to 6791-1<sub>3</sub> to 6787 (DM1)-N<sub>2</sub> to 6787 (DM2)-N<sub>2</sub>.
3. Add a wire from 6791-H<sub>2</sub> to 6787 (DM1)-L<sub>2</sub> to 6787 (DM2)-L<sub>2</sub>.

4. Add a wire from 6790-20<sub>3</sub> to 6788 (CM1)-N<sub>2</sub>.
5. Add a wire from 6790-X<sub>3</sub> to 6788 (CM1)-R<sub>2</sub>.
6. Add a wire from 6788 (CM1)-E<sub>2</sub> to 6788 (CM2)-E<sub>2</sub>.
7. Add a wire from 6790-12<sub>2</sub> to 6787 (DM1)-J<sub>2</sub> to 6787 (DM2)-J<sub>2</sub>.
8. Add a wire from 6788 (CM2)-2<sub>3</sub> to 6787 (DM1)-K<sub>2</sub> to 6787 (DM2)-K<sub>2</sub>.
9. Add a wire from 6787 (DM1)-14<sub>2</sub> to 6787 (DM2)-R<sub>2</sub>.
10. Add a wire from 6787 (DM1)-S<sub>2</sub> to  $\pm 0V$ .
11. Add a wire from 6790-C<sub>2</sub> to 6788 (CM1)-S<sub>2</sub>.
12. Add a wire from 6790-17<sub>2</sub> to 6788 (CM1)-16<sub>2</sub>.
13. Add a wire from 6790-16<sub>2</sub> to 6788 (CM1)-15<sub>2</sub>.
14. Change the E-REV level from 2 to 3.

#### 8.3.5 CONVERSION KITS

The conversion kit contains only the data memory boards necessary for the upgrade. The customer chassis must be upgraded, and updated CPU boards (6790, 6791 and 6793-1) must be installed. It is recommended that only the customer chassis be updated at the customer site. The CPU boards should be updated and checked with the additional memory prior to the installation. Upon installation, swap the CPU boards and bring the non-updated boards back to the CE office for updating. After updating they can be used for the next conversion.

NOTES:



NOTES:

APPENDIX A  
2236D CHARACTER SET

CONTROL CODES							
HEX	ACTION	HEX	ACTION	HEX	ACTION	HEX	ACTION
00	NULL	06	CURSOR OFF	0A	CURSOR ↓		
01	HOME CURSOR	07	AUDIBLE TONE	0C	CURSOR ↑		
03	CLEAR SCREEN, HOME CURSOR	08	BACKSPACE	0D	CARRIAGE RETURN		
05	CURSOR ON	09	NON-DESTRUCTIVE SPACE				
CHARACTERS							
HEX	CHAR	HEX	CHAR	HEX	CHAR	HEX	CHAR
10	ā	30	0	50	P	70	p
11	ē	31	1	51	Q	71	q
12	↑	32	2	52	R	72	r
13	ō	33	3	53	S	73	s
14	ū	34	4	54	T	74	t
15	ā	35	5	55	U	75	u
16	ē	36	6	56	V	76	v
17	ī	37	7	57	W	77	w
18	ō	38	8	58	X	78	x
19	ū	39	9	59	Y	79	y
1A	a	3A	.	5A	Z	7A	z
1B	e	3B	.	5B		7B	¢
1C	ü	3C	<	5C		7C	£
1D	Ä	3D	=	5D		7D	e
1E	Ö	3E	>	5E	!	7E	€
1F	Ü	3F	?	5F	.	7F	ƒ
20	SPACE	40	@	60		80	NULL
21	!	41	A	61	a	81	♦
22	"	42	B	62	b	82	▶
23	#	43	C	63	c	83	◀
24	\$	44	D	64	d	84	.
25	%	45	E	65	e	85	—
26	&	46	F	66	f	86	
27	'	47	G	67	g	87	..
28	(	48	H	68	h	88	'
29	)	49	I	69	i	89	'
2A	*	4A	J	6A	j	8A	^
2B	+	4B	K	6B	k	8B	■
2C	,	4C	L	6C	l	8C	
2D	-	4D	M	6D	m	8D	..
2E	.	4E	N	6E	n	8E	'
2F	/	4F	O	6F	o	8F	□



41

42



43

44



APPENDIX B  
2200MVP ERROR CODES

Error Code: NONRECOVERABLE ERRORS

Misc. Errors:

A01	memory exceeded (overlap: text & symbol table)
A02	memory exceeded (overlap: text & value stack)
A03	not enough memory (LISTDC, MOVE, COPY)
A04	stack overflow (operator stack)
A05	line too long
A06	program protected
A07	illegal immediate mode statement
A08	statement not legal here
A09	program not resolved

Syntax Errors:

S10	missing left parenthesis
S11	missing right parenthesis
S12	missing equal sign
S13	missing comma
S14	missing asterisk
S15	missing angle brackets
S16	missing letter
S17	missing hex digit
S18	missing relation operator
S19	missing required word
S20	expected end of statement
S21	missing line number
S22	illegal PLOT argument
S23	missing literal string
S24	illegal expression or missing variable
S25	missing numeric scalar variable
S26	missing array variable
S27	missing numeric array
S28	missing alpha array
S29	missing alpha variable

Program Errors:

P32	starting address greater than ending address
P33	line number conflict
P34	illegal value
P35	no program
P36	underfined line number or CONTINUE illegal
P37	underfined special function subroutine
P38	underfined FN function
P39	FN nested too deep
P40	NEXT without FOR
P41	RETURN without GOSUB

P42	illegal image
P43	illegal matrix operand
P44	matrix not square
P45	operand dimensions not compatible
P46	illegal microcommand
P47	missing buffer variable
P48	illegal device specification
P49	interrupt table full
P50	illegal dimensions or variable length
P51	variable or value too short
P52	variable or value too long
P53	noncommon variables already defined
P54	common variable required
P55	undefined array
P56	illegal subscripts
P57	illegal STR () arguments
P58	illegal field/delimiter specification
P59	illegal redimension

Error Code: RECOVERABLE ERRORS

Computation Errors:

C60	underflow
C61	overflow
C62	division by zero
C63	zero divided by zero, or zero raised to zero power
C64	zero raised to negative power
C65	negative number raised to noninteger power
C66	SQR of negative power
C67	LOG of zero
C68	LOG of negative power
C69	argument too large

Execution Errors:

X70	insufficient data
X71	value exceeds format
X72	singular matrix
X73	illegal INPUT data
X74	wrong variable type
X75	illegal number
X77	invalid partition reference

Disk Errors:

D80	file not open
D81	file full
D82	file not in catalog
D83	file already catalogued
D84	file not scratched
D85	index full
D86	catalog end error
D87	no end file
D88	wrong record type
D89	sector address beyond EOF

I/O Errors:

I90	disk hardware error (X'CO' not rec'd)
I91	disk hardware error
I92	disk hardware error (timeout)
I93	disk format error
I94	format key engaged
I95	seek error
I96	CRC error
I97	LRC error
I98	illegal sector address
I99	read-after-write error



41

42



43

44



APPENDIX C  
CPU MOTHERBOARD (6798)

MNEMONICS

ABI-AB8	I/O Address Bus Lines 1-8
A Bus 0-7	'A' Bus Lines 0-7
ABS	Address Bus Strobe
ALU CLK	'C' Bus Latch Clock
B	Unconditional Branch
B Bus 0-7	'B' Bus Lines 0-7
BLK-CA	Block Carry
BRANCH	Conditional Branch
C0-7	ALU Output Lines to 'C' Bus
CA	Carry Borrow Bit
CA 0-11	Control Memory Address Lines 0-11
C Bus 0-7	'C' Bus Lines 0-7
CBS	Control Bus Strobe
CDI 0-23	Control Memory Data Input Lines 0-23
CDO 0-23	Control Memory Data Output Lines 0-23
CE	Chip Enable
CEN	Carry Enable
CIO	Control Input/Output
CNTD	Count Down PC's
CPB	Central Processor Busy
DI 0-17	Data Memory Data Input Lines 0-17
DIP	Data Memory Input Parity (DI 8 & 17)
DMPI	Data Memory Parity Inhibit
DMS 1,2	Data Memory Select
DO 0-17	Data Memory Output Lines 0-17
HALT	HALT/STEP Input
IB 1-9	I/O Input Bus Lines
IBS	Input Bus Strobe
ICC 0-15	Instruction Counter Bits
I/O CLK	I/O Clock to I/O Controllers
LHPC	Load High Order PC
LLPC	Load Low Order PC



LOP	Long Operation
LPI	Load PC's Immediate
MARCLK	Memory Address Refresh Clock
MS <sub>1-6</sub>	Control Memory Select 1-6
OB <sub>1-8</sub>	I/O Output Bus Lines 1-8
OBS	Output Bus Strobe
PARITY OFF	Simulator Function
PCCC	PC Counter Clock
PECM	Parity Error Control Memory
PEDM	Parity Error Data Memory
PH 0-7	PH Register Bits 0-7
PINC	PC Increment
PL 0-7	PL Register Bits 0-7
POR	Power-ON Reset
PRMS	Calculator Prime
R 0-22	Instruction Bits 0-22
RA 0-5	Data Memory Refresh Address 0-5
R/B	I/O Ready/Busy
REF	Refresh
REFCLK	Refresh Clock
RESET	Hardware Trap to 8001 <sub>16</sub>
ROMS	Enable BOOTSTRAP PROMs
R/W <sub>1</sub>	Read/Write Data Memory Bits 0-8
R/W <sub>2</sub>	Read/Write Data Memory Bits 9-17
R/W CM	Control Memory Read/Write
S0-S7	Stack Bits 0-7
SB	Subroutine Branch
SH0	Carry Flag
SR	Subroutine Return
STOP	Simulator Function
SWITCHES	Simulator Function
T 0-16	System Timing Clocks 0-16
TAP	Transfer Auxiliary to PC's
TCMDR	Control Memory Data Read
TSP	Transfer Stack to PC's
WPB	Simulator Function
XOP	Extended Operation
XPA	Exchange PC's and Auxiliary

APPENDIX D  
2200MVP SIGNAL RUN LIST

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
$\overline{AB}_1$	REG							D <sub>1</sub>		D <sub>1</sub>
$\overline{AB}_2$	REG							4 <sub>1</sub>		5 <sub>1</sub>
$\overline{AB}_3$	REG							6 <sub>1</sub>		6 <sub>1</sub>
$\overline{AB}_4$	REG							E <sub>1</sub>		E <sub>1</sub>
$\overline{AB}_5$	REG							7 <sub>1</sub>		F <sub>1</sub>
$\overline{AB}_6$	REG							T <sub>3</sub>		6 <sub>3</sub>
$\overline{AB}_7$	REG							16 <sub>3</sub>		7 <sub>3</sub>
$\overline{AB}_8$	REG							17 <sub>3</sub>		8 <sub>3</sub>
A Bus $\emptyset$	REG			S <sub>2</sub>			Y <sub>2</sub>	B <sub>3</sub>		
A Bus 1	REG			14 <sub>2</sub>			20 <sub>2</sub>	3 <sub>3</sub>		
A Bus 2	REG			R <sub>2</sub>			X <sub>2</sub>	A <sub>3</sub>		
A Bus 3	REG			13 <sub>2</sub>			B <sub>3</sub>	2 <sub>3</sub>		
A Bus 4	REG			P <sub>2</sub>			18 <sub>2</sub>	Z <sub>2</sub>		
A Bus 5	REG			M <sub>2</sub>			17 <sub>2</sub>	20 <sub>2</sub>		
A Bus 6	REG			K <sub>2</sub>			U <sub>2</sub>	U <sub>2</sub>		
A Bus 7	REG			14 <sub>1</sub>			6 <sub>2</sub>	D <sub>2</sub>		
$\overline{ABS}$	REG							8 <sub>1</sub>		J <sub>1</sub>
ALUCLK	ALU						W <sub>2</sub>	W <sub>2</sub>		
$\overline{B}$	ST				V <sub>2</sub>	U <sub>2</sub>				
B Bus $\emptyset$				Z <sub>2</sub>			L <sub>3</sub>	10 <sub>3</sub>		
B Bus 1				21 <sub>2</sub>			K <sub>3</sub>	K <sub>3</sub>		
B Bus 2				20 <sub>2</sub>			9 <sub>3</sub>	9 <sub>3</sub>		
B Bus 3				18 <sub>2</sub>			J <sub>3</sub>	J <sub>3</sub>		
B Bus 4				V <sub>2</sub>			8 <sub>3</sub>	8 <sub>3</sub>		
B Bus 5				U <sub>2</sub>			7 <sub>3</sub>	7 <sub>3</sub>		
B Bus 6				16 <sub>2</sub>			5 <sub>3</sub>	D <sub>3</sub>		
B Bus 7				15 <sub>2</sub>			4 <sub>3</sub>	4 <sub>3</sub>		
$\overline{BLK-CA}$	ALU						10 <sub>2</sub>	10 <sub>2</sub>		
BRANCH	ALU				9 <sub>2</sub>		5 <sub>2</sub>			
C $\emptyset$	ALU						16 <sub>2</sub>	16 <sub>2</sub>		
C1	ALU						S <sub>2</sub>	S <sub>2</sub>		
C2	ALU						R <sub>2</sub>	R <sub>2</sub>		
C3	ALU						12 <sub>2</sub>	12 <sub>2</sub>		
C4	ALU						11 <sub>2</sub>	11 <sub>2</sub>		

Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
C5	ALU					M <sub>2</sub>	M <sub>2</sub>		
C6	ALU					K <sub>2</sub>	K <sub>2</sub>		
C7	ALU					H <sub>2</sub>	H <sub>2</sub>		
CA	ALU					8 <sub>2</sub>	8 <sub>2</sub>		
CA ∅	IC	10 <sub>2</sub>	7 <sub>2</sub>	6 <sub>2</sub>					
CA 1	IC	P <sub>2</sub>	H <sub>2</sub>	H <sub>2</sub>					
CA 2	IC	L <sub>2</sub>	6 <sub>2</sub>	5 <sub>2</sub>					
CA 3	IC	11 <sub>2</sub>	9 <sub>2</sub>	7 <sub>2</sub>					
CA 4	IC	M <sub>2</sub>	F <sub>2</sub>	F <sub>2</sub>					
CA 5	IC	9 <sub>2</sub>	5 <sub>2</sub>	4 <sub>2</sub>					
CA 6	IC	20 <sub>2</sub>	11 <sub>2</sub>	12 <sub>2</sub>					
CA 7	IC	V <sub>2</sub>	L <sub>2</sub>	M <sub>2</sub>					
CA 8	IC	X <sub>2</sub>	N <sub>2</sub>	P <sub>2</sub>					
CA 9	IC	19 <sub>2</sub>	10 <sub>2</sub>	11 <sub>2</sub>					
CA 10	IC	21 <sub>2</sub>		13 <sub>2</sub>					
CA 11	IC	W <sub>2</sub>		N <sub>2</sub>					
C Bus ∅					18 <sub>2</sub>		17 <sub>2</sub>		
C Bus 1					15 <sub>2</sub>		15 <sub>2</sub>		
C Bus 2					14 <sub>2</sub>		14 <sub>2</sub>		
C Bus 3					13 <sub>2</sub>		13 <sub>2</sub>		
C Bus 4					P <sub>2</sub>		P <sub>2</sub>		
C Bus 5					N <sub>2</sub>		N <sub>2</sub>		
C Bus 6					L <sub>2</sub>		L <sub>2</sub>		
C Bus 7					J <sub>2</sub>		J <sub>2</sub>		
CBS	REG						20 <sub>3</sub>		5 <sub>3</sub>
CDI <sub>0-23</sub>									
CDO ∅	CM	20 <sub>3</sub>	L <sub>3</sub>		L <sub>3</sub>				
CDO 1	CM	19 <sub>3</sub>	K <sub>3</sub>		H <sub>3</sub>				
CDO 2	CM	18 <sub>3</sub>	J <sub>3</sub>		F <sub>3</sub>				
CDO 3	CM	M <sub>3</sub>	E <sub>3</sub>		E <sub>3</sub>				
CDO 4	CM	L <sub>3</sub>	D <sub>3</sub>		D <sub>3</sub>				
CDO 5	CM	10 <sub>3</sub>	3 <sub>3</sub>		C <sub>3</sub>				
CDO 6	CM	C <sub>2</sub>	E <sub>2</sub>		D <sub>2</sub>				
CDO 7	CM	B <sub>2</sub>	D <sub>2</sub>		4 <sub>2</sub>				
CDO 8	CM	A <sub>2</sub>	C <sub>2</sub>		B <sub>2</sub>				

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
CDO 9	CM		10 <sub>1</sub>	1 <sub>2</sub>		A <sub>2</sub>				
CDO 10	CM		K <sub>1</sub>	A <sub>2</sub>		R <sub>1</sub>				
CDO 11	CM		J <sub>1</sub>	N <sub>1</sub>		P <sub>1</sub>				
CDO 12	CM		X <sub>3</sub>	11 <sub>3</sub>		16 <sub>3</sub>				
CDO 13	CM		W <sub>3</sub>	7 <sub>3</sub>		10 <sub>3</sub>				
CDO 14	CM		V <sub>3</sub>	6 <sub>3</sub>		21 <sub>2</sub>				
CDO 15	CM		N <sub>3</sub>	5 <sub>3</sub>		20 <sub>2</sub>				
CDO 16	CM		11 <sub>3</sub>	4 <sub>3</sub>				5 <sub>3</sub>		
CDO 17	CM		K <sub>3</sub>	C <sub>3</sub>		Y <sub>2</sub>		Y <sub>2</sub>		
CDO 18	CM		3 <sub>2</sub>	4 <sub>2</sub>		E <sub>1</sub>		L <sub>1</sub>		
CDO 19	CM		2 <sub>2</sub>	3 <sub>2</sub>		F <sub>2</sub>		F <sub>2</sub>		
CDO 20	CM		1 <sub>2</sub>	2 <sub>2</sub>		6 <sub>2</sub>		6 <sub>2</sub>		
CDO 21	CM		L <sub>1</sub>	B <sub>2</sub>		E <sub>2</sub>		E <sub>2</sub>		
CDO 22	CM		9 <sub>1</sub>	R <sub>1</sub>		5 <sub>2</sub>		5 <sub>2</sub>		
CDO 23	CM		8 <sub>1</sub>	13 <sub>1</sub>				1 <sub>2</sub>		
$\overline{\text{CE}}$	ALU	11 <sub>1</sub>	U <sub>2</sub>				T <sub>2</sub>			
$\overline{\text{CEN}}$	ALU						9 <sub>2</sub>	9 <sub>2</sub>		
$\overline{\text{CIO}}$	ST					5 <sub>1</sub>		5 <sub>1</sub>		
$\overline{\text{CNTD}}$	IC				10 <sub>1</sub>	10 <sub>1</sub>				
$\overline{\text{CPB}}$	REG							19 <sub>3</sub>		4 <sub>3</sub>
DI 0	ALU	16 <sub>3</sub>					16 <sub>3</sub>			
DI 1	ALU	17 <sub>3</sub>					17 <sub>3</sub>			
DI 2	ALU	S <sub>3</sub>					R <sub>3</sub>			
DI 3	ALU	T <sub>3</sub>					S <sub>3</sub>			
DI 4	ALU	U <sub>3</sub>					19 <sub>3</sub>			
DI 5	ALU	15 <sub>3</sub>					15 <sub>3</sub>			
DI 6	ALU	14 <sub>3</sub>					14 <sub>3</sub>			
DI 7	ALU	P <sub>3</sub>					P <sub>3</sub>			
DI 8	ALU	13 <sub>3</sub>					13 <sub>3</sub>			
DI 9	MB	13 <sub>1</sub>					16 <sub>3</sub>			
DI 10	MB	P <sub>1</sub>					17 <sub>3</sub>			
DI 11	MB	12 <sub>1</sub>					R <sub>3</sub>			
DI 12	MB	6 <sub>1</sub>					S <sub>3</sub>			
DI 13	MB	5 <sub>1</sub>					19 <sub>3</sub>			

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
DI 14	MB	E <sub>1</sub>					15 <sub>3</sub>			
DI 15	MB	F <sub>1</sub>					14 <sub>3</sub>			
DI 16	MB	4 <sub>1</sub>					P <sub>3</sub>			
DI 17	MB	D <sub>1</sub>					13 <sub>3</sub>			
<u>DMPI</u>	REG				2 <sub>2</sub>			2 <sub>2</sub>		
DMS 1	ST	10 <sub>3</sub>				20 <sub>3</sub>				
DMS 2	ST	10 <sub>3</sub>				X <sub>3</sub>				
DO 0	DM	19 <sub>3</sub>		T <sub>3</sub>						
DO 1	DM	20 <sub>3</sub>		U <sub>3</sub>						
DO 2	DM	V <sub>3</sub>		17 <sub>3</sub>						
DO 3	DM	W <sub>3</sub>		18 <sub>3</sub>						
DO 4	DM	18 <sub>3</sub>		S <sub>3</sub>						
DO 5	DM	X <sub>3</sub>		19 <sub>3</sub>						
DO 6	DM	11 <sub>3</sub>		9 <sub>3</sub>						
DO 7	DM	M <sub>3</sub>		H <sub>3</sub>						
DO 8	DM	12 <sub>3</sub>		10 <sub>3</sub>						
DO 9	DM	M <sub>1</sub>		11 <sub>1</sub>						
DO 10	DM	L <sub>1</sub>		10 <sub>1</sub>						
DO 11	DM	10 <sub>1</sub>		L <sub>1</sub>						
DO 12	DM	H <sub>1</sub>		7 <sub>1</sub>						
DO 13	DM	8 <sub>1</sub>		J <sub>1</sub>						
DO 14	DM	J <sub>1</sub>		8 <sub>1</sub>						
DO 15	DM	K <sub>1</sub>		9 <sub>1</sub>						
DO 16	DM	7 <sub>1</sub>		H <sub>1</sub>						
DO 17	DM	9 <sub>1</sub>		K <sub>1</sub>						
<u>HALT</u>	I/O							K <sub>1</sub>		K <sub>1</sub>
<u>IB 1</u>	I/O							P <sub>1</sub>		15 <sub>1</sub>
<u>IB 2</u>	I/O							B <sub>2</sub>		S <sub>1</sub>
<u>IB 3</u>	I/O							4 <sub>2</sub>		14 <sub>1</sub>
<u>IB 4</u>	I/O							12 <sub>1</sub>		R <sub>1</sub>
<u>IB 5</u>	I/O							C <sub>2</sub>		N <sub>1</sub>
<u>IB 6</u>	I/O							11 <sub>1</sub>		P <sub>1</sub>
<u>IB 7</u>	I/O							A <sub>2</sub>		L <sub>1</sub>
<u>IB 8</u>	I/O							M <sub>1</sub>		M <sub>1</sub>
<u>IB 9</u>	I/O							10 <sub>1</sub>		2 <sub>3</sub>

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
$\overline{\text{IBS}}$	I/O							F <sub>3</sub>		L <sub>3</sub>
ICC 0	IC				14 <sub>3</sub>	14 <sub>3</sub>				
ICC 1	IC				15 <sub>3</sub>	15 <sub>3</sub>				
ICC 2	IC				13 <sub>3</sub>	13 <sub>3</sub>				
ICC 3	IC				B <sub>3</sub>	A <sub>3</sub>				
ICC 4	IC				R <sub>3</sub>	R <sub>3</sub>				
ICC 5	IC				P <sub>3</sub>	P <sub>3</sub>				
ICC 6	IC				N <sub>3</sub>	N <sub>3</sub>				
ICC 7	IC				12 <sub>3</sub>	12 <sub>3</sub>				
ICC 8	IC				K <sub>3</sub>	K <sub>3</sub>				
ICC 9	IC				9 <sub>3</sub>	9 <sub>3</sub>				
ICC 10	IC				J <sub>3</sub>	J <sub>3</sub>				
ICC 11	IC				8 <sub>3</sub>	8 <sub>3</sub>				
ICC 12	IC				5 <sub>3</sub>	5 <sub>3</sub>				
ICC 13	IC				4 <sub>3</sub>	4 <sub>3</sub>				
ICC 14	IC				3 <sub>3</sub>	3 <sub>3</sub>				
ICC 15	IC				2 <sub>3</sub>	2 <sub>3</sub>				
I/O CLK	ALU						11 <sub>3</sub>			L <sub>3</sub>
$\overline{\text{LHPC}}$	IC				11 <sub>1</sub>	11 <sub>1</sub>				
$\overline{\text{LLPC}}$	IC				M <sub>1</sub>	M <sub>1</sub>				
LOP	ST			T <sub>2</sub>	U <sub>2</sub>	T <sub>2</sub>		T <sub>2</sub>		
$\overline{\text{LPI}}$	ST				9 <sub>1</sub>	9 <sub>1</sub>				
$\overline{\text{MARCLK}}$	ALU	R <sub>3</sub>		14 <sub>3</sub>	H <sub>3</sub>		F <sub>3</sub>			
$\overline{\text{MS 1}}$	IC		18 <sub>2</sub>		E <sub>2</sub>					
$\overline{\text{MS 2}}$	IC		T <sub>2</sub>		D <sub>2</sub>					
$\overline{\text{MS 3}}$	IC		17 <sub>2</sub>		C <sub>2</sub>					
$\overline{\text{MS 4}}$	IC		18 <sub>2</sub>		17 <sub>2</sub>					
$\overline{\text{MS 5}}$	IC		T <sub>2</sub>		T <sub>2</sub>					
$\overline{\text{MS 6}}$	IC		17 <sub>2</sub>		16 <sub>2</sub>					
$\overline{\text{OB1}}$	REG		1 <sub>3</sub>					6 <sub>3</sub>		A <sub>3</sub>
$\overline{\text{OB2}}$	REG		Z <sub>2</sub>					11 <sub>3</sub>		B <sub>3</sub>
$\overline{\text{OB3}}$	REG		R <sub>1</sub>					M <sub>3</sub>		C <sub>3</sub>
$\overline{\text{OB4}}$	REG		12 <sub>1</sub>					12 <sub>3</sub>		D <sub>3</sub>

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
<u>OB5</u>	REG		11 <sub>1</sub>					14 <sub>3</sub>		J <sub>3</sub>
<u>OB6</u>	REG		6 <sub>1</sub>					13 <sub>3</sub>		H <sub>3</sub>
<u>OB7</u>	REG		5 <sub>1</sub>					P <sub>3</sub>		F <sub>3</sub>
<u>OB8</u>	REG		4 <sub>1</sub>					N <sub>3</sub>		E <sub>3</sub>
<u>OBS</u>	REG							H <sub>1</sub>		H <sub>1</sub>
PCCC	IC				8 <sub>1</sub>	8 <sub>1</sub>				
PECM	MC			17 <sub>2</sub>	18 <sub>2</sub>	16 <sub>2</sub>				
PEDM	MC			J <sub>2</sub>	3 <sub>2</sub>			3 <sub>2</sub>		
PH Ø	ST	9 <sub>3</sub>	M <sub>1</sub>			19 <sub>3</sub>	20 <sub>3</sub>			
PH 1	ST	8 <sub>3</sub>	F <sub>1</sub>			22 <sub>2</sub>	3 <sub>3</sub>			
PH 2	ST	K <sub>3</sub>	E <sub>1</sub>			W <sub>3</sub>	X <sub>3</sub>			
PH 3	ST	J <sub>3</sub>	D <sub>1</sub>			18 <sub>3</sub>	E <sub>3</sub>			
PH 4	ST	F <sub>3</sub>	T <sub>3</sub>			W <sub>2</sub>	2 <sub>3</sub>			
PH 5	ST	C <sub>3</sub>	S <sub>3</sub>			11 <sub>2</sub>	14 <sub>2</sub>			
PH 6	ST	5 <sub>3</sub>	R <sub>3</sub>			R <sub>2</sub>	Z <sub>2</sub>			
PH 7	ST		2 <sub>3</sub>			M <sub>2</sub>	L <sub>2</sub>			
PINC	IC				K <sub>1</sub>	K <sub>1</sub>				
PL Ø	ST		16 <sub>3</sub>	R <sub>3</sub>		T <sub>3</sub>	T <sub>3</sub>			
PL 1	ST	6 <sub>3</sub>	15 <sub>3</sub>			S <sub>2</sub>	V <sub>2</sub>			
PL 2	ST	D <sub>3</sub>	14 <sub>3</sub>			12 <sub>2</sub>	15 <sub>2</sub>			
PL 3	ST	2 <sub>3</sub>	B <sub>3</sub>			9 <sub>2</sub>	N <sub>2</sub>			
PL 4	ST	14 <sub>1</sub>	A <sub>3</sub>			1 <sub>2</sub>	F <sub>2</sub>			
PL 5	ST	A <sub>3</sub>	22 <sub>2</sub>			7 <sub>2</sub>	J <sub>2</sub>			
PL 6	ST	B <sub>3</sub>	P <sub>1</sub>			10 <sub>2</sub>	P <sub>2</sub>			
PL 7	ST	H <sub>3</sub>	N <sub>1</sub>			X <sub>2</sub>	A <sub>3</sub>			
POR	PSR				W <sub>2</sub>	V <sub>2</sub>		V <sub>2</sub>	E <sub>1</sub>	
<u>PRMS</u>	PSR		E <sub>3</sub>						B <sub>1</sub>	3 <sub>3</sub>
RØ	MC			P <sub>3</sub>			1 <sub>3</sub>	1 <sub>3</sub>		
R1	MC			13 <sub>3</sub>			22 <sub>2</sub>	22 <sub>2</sub>		
R2	MC			16 <sub>3</sub>	16 <sub>3</sub>		18 <sub>3</sub>	18 <sub>3</sub>		
R3	MC			15 <sub>3</sub>	T <sub>3</sub>		V <sub>3</sub>	V <sub>3</sub>		
R4	MC			Y <sub>2</sub>	Z <sub>2</sub>		M <sub>3</sub>	S <sub>3</sub>		
R5	MC			1 <sub>3</sub>	E <sub>3</sub>		N <sub>3</sub>	15 <sub>3</sub>		
R6	MC			22 <sub>2</sub>	1 <sub>3</sub>		21 <sub>2</sub>	21 <sub>2</sub>		

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
R7	MC			A <sub>3</sub>	D <sub>3</sub>		C <sub>3</sub>	C <sub>3</sub>		
R8	MC			2 <sub>3</sub>	F <sub>3</sub>			E <sub>3</sub>		
R9	MC			19 <sub>2</sub>	20 <sub>2</sub>			18 <sub>2</sub>		
R10	MC			X <sub>2</sub>	Y <sub>2</sub>			X <sub>2</sub>		
R11	MC			N <sub>3</sub>	L <sub>3</sub>			L <sub>3</sub>		
R12	MC			20 <sub>3</sub>	18 <sub>3</sub>					
R13	MC			X <sub>3</sub>	19 <sub>3</sub>					
R14	MC			W <sub>3</sub>	W <sub>3</sub>		W <sub>3</sub>	W <sub>3</sub>		
R15	MC			V <sub>3</sub>	U <sub>3</sub>		U <sub>3</sub>	U <sub>3</sub>		
R16	MC			F <sub>3</sub>	6 <sub>3</sub>	6 <sub>3</sub>	6 <sub>3</sub>			
R17	MC			M <sub>3</sub>	10 <sub>3</sub>					
R18	MC			4 <sub>1</sub>	4 <sub>1</sub>		4 <sub>1</sub>			
R19	MC			12 <sub>3</sub>			12 <sub>3</sub>			
R20	MC			5 <sub>1</sub>	5 <sub>1</sub>		5 <sub>1</sub>			
R21	MC			E <sub>1</sub>	E <sub>1</sub>		E <sub>1</sub>			
R22	MC			D <sub>1</sub>	D <sub>1</sub>		D <sub>1</sub>			
RA Ø	IC	E <sub>3</sub>			J <sub>2</sub>					
RA 1	IC	7 <sub>3</sub>			K <sub>2</sub>					
RA 2	IC	3 <sub>3</sub>			8 <sub>2</sub>					
RA 3	IC	R <sub>1</sub>			10 <sub>2</sub>					
RA 4	IC	1 <sub>3</sub>			14 <sub>2</sub>					
RA 5	IC	4 <sub>3</sub>			R <sub>2</sub>					
$\overline{R/B}$	I/O							X <sub>3</sub>		K <sub>3</sub>
$\overline{REF}$	ALU	L <sub>3</sub>	Y <sub>2</sub>		B <sub>2</sub>		B <sub>2</sub>			
REFCLK	IC				15 <sub>2</sub>		13 <sub>2</sub>			
$\overline{RESET}$	PSR				S <sub>2</sub>				D <sub>1</sub>	
$\overline{ROMS}$	IC			W <sub>2</sub>	X <sub>2</sub>		11 <sub>1</sub>			
$\overline{R/W1}$	MC	N <sub>3</sub>		B <sub>3</sub>						
$\overline{R/W2}$	MC	N <sub>1</sub>		12 <sub>2</sub>						
$\overline{R/W}$ (CM)	IC		K <sub>2</sub>		F <sub>1</sub>					
SØ	ST				7 <sub>3</sub>	7 <sub>3</sub>				
S1	ST				11 <sub>3</sub>	11 <sub>3</sub>				
S2	ST				M <sub>3</sub>	M <sub>3</sub>				
S3	ST				S <sub>3</sub>	S <sub>3</sub>				



Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
S4	ST				17 <sub>3</sub>	17 <sub>3</sub>				
S5	ST				V <sub>3</sub>	V <sub>3</sub>				
S6	ST				A <sub>3</sub>	Z <sub>2</sub>				
S7	ST				C <sub>3</sub>	B <sub>3</sub>				
SB	ST				19 <sub>2</sub>	17 <sub>2</sub>				
SHQ	REG						7 <sub>2</sub>	7 <sub>2</sub>		
SR	ST				21 <sub>2</sub>	19 <sub>2</sub>	19 <sub>2</sub>			
T1	ALU				14 <sub>1</sub>	14 <sub>1</sub>	14 <sub>1</sub>	14 <sub>1</sub>		
T2	ALU					12 <sub>1</sub>	12 <sub>1</sub>		F <sub>1</sub>	
T3	ALU			P <sub>1</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>1</sub>	N <sub>1</sub>		
T4	ALU			M <sub>1</sub>	P <sub>1</sub>	4 <sub>1</sub>	P <sub>1</sub>			
T5	ALU				1 <sub>2</sub>		1 <sub>2</sub>			
T6	ALU			F <sub>1</sub>		F <sub>1</sub>	F <sub>1</sub>	F <sub>1</sub>		
T7	ALU				12 <sub>1</sub>		M <sub>1</sub>			
T8	ALU				A <sub>2</sub>		A <sub>2</sub>			
T9	ALU		4 <sub>2</sub>			2 <sub>2</sub>	2 <sub>2</sub>			
T10	ALU					C <sub>2</sub>	C <sub>2</sub>			
T11	ALU					3 <sub>2</sub>	3 <sub>2</sub>			
T12	ALU				13 <sub>1</sub>	13 <sub>1</sub>	13 <sub>1</sub>	13 <sub>1</sub>		
T13	ALU						4 <sub>2</sub>			
T14	ALU						D <sub>2</sub>			
T15	ALU						E <sub>2</sub>			
T16	ALU				R <sub>1</sub>		R <sub>1</sub>	R <sub>1</sub>		
TAP	ST				H <sub>1</sub>	H <sub>1</sub>				
TCMDR	ALU			6 <sub>1</sub>		J <sub>1</sub>	J <sub>1</sub>	J <sub>1</sub>		
TSP	ST				7 <sub>1</sub>	7 <sub>1</sub>				
XOP	ST			12 <sub>1</sub>	L <sub>1</sub>	L <sub>1</sub>				
XPA	ST				6 <sub>1</sub>	6 <sub>1</sub>				

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
+5VR1	PSR			2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>				2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	8 <sub>1</sub> J <sub>1</sub>	2 <sub>1</sub> B <sub>1</sub> 14 <sub>3</sub> R <sub>3</sub>
+5VR2	PSR	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>		2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>	2 <sub>1</sub> B <sub>1</sub> 21 <sub>3</sub> Y <sub>3</sub>		10 <sub>1</sub> L <sub>1</sub>	
-5VR	PSR	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	
+12VR	PSR	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	15 <sub>1</sub> S <sub>1</sub>	11 <sub>1</sub> M <sub>1</sub>	15 <sub>3</sub> S <sub>3</sub>
-12VR	PSR								12 <sub>1</sub> N <sub>1</sub>	12 <sub>3</sub> N <sub>3</sub>
+0V		1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub> 8 <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	1 <sub>1</sub> A <sub>1</sub> 22 <sub>3</sub> Z <sub>3</sub>	13 <sub>1</sub> P <sub>1</sub> 14 <sub>1</sub> R <sub>1</sub>	3 <sub>1</sub> C <sub>1</sub> 13 <sub>3</sub> P <sub>3</sub>



APPENDIX E  
BILL OF MATERIALS

RUN DATE: 07/16/79

M B 0 0 8 0 - A      M U L T I - L E V E L    8 I L L    O F    M A T E R I A L    A S    O F

ASSEMBLY PART NUMBER    177-3012-    -  
ASSEMBLY DESCRIPTION    2200MVP-8 CPU 32K MEM

POSITION IN LEGEND	COMPONENT	DESCRIPTION	E C N	QUANTITY PER ASSY
STRUCTURE	1 2 3 PART NUMBER			
1	IN 187-3014-	2200MVP-16 CPU 64K MEM		1.0000
2	P IN 210-7587-1A-	PCA 2200MVP 64KX9 BIT DATA MEMORY	E11526	1.0000
3	IN 209-7587-1-	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
2	P FS 279-0313-	2200MVP/VP COMMON MECH ASSY 60HZ		1.0000
3	IN 210-6789-A-	PCA 2200VP MEMORY INTERFACE BD		1.0000
4	IN 209-6789-	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	IN 210-6790-	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	IN 210-6791-	PCA 2200VP STACK BOARD		1.0000
3	IN 210-6792-	PCA 2200VP ALU		1.0000
3	IN 210-6793-1-	PCA 2200MVP REGISTER BOARD	E10639	1.0000
3	IN 210-7397-	PCA 2200VP REG W/CURRENT FOLD BK	E10274	1.0000
3	P IN 210-7588-A-	PCA 2200VP/MVP 16X24 BIT MEM CMTL	E11598	1.0000
4	IN 209-7588-	PCA 2200VP/MVP 16X24 BIT MEM CMTL		1.0000
3	IN 270-0355-	2200VP CPU CHASSIS (9I/0)		1.0000
4	IN 210-7498-	PCA 2200VPA/MVPA MOTHERBOARD	E10274	1.0000
4	IN 270-0356-	HEATSINK ASSY(2200VP)	E10389	1.0000
5	IN 270-3066-	HEATSINK HARNESS(2200VP)C6482-126		1.0000
4	IN 270-3065-	TRANSFORMER HARNESS(VP 60HZ)6482125		1.0000
1	P IN 210-7587-1A-	PCA 2200MVP 64KX9 BIT DATA MEMORY	E12201	1.0000-
2	IN 209-7587-1-	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
1	P IN 210-7587-1B-	PCA 2200MVP 32K X 9BIT MVP DATA MEM	E12201	1.0000
2	IN 209-7587-1-	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
1	IN 615-1478-	LABEL,2200MVP 115V 50HZ	B6611-239	1.0000
1	IN 615-1491-	LBL,2200MVP 115V 60HZ	B6611-240	1.0000

ASSEMBLY PART NUMBER 177-3014- --  
 ASSEMBLY DESCRIPTION 2200MVP-16 CPU 64K MEM

POSITION IN STRUCTURE	LEGEND	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	P	IN 187-3014- --	2200MVP-16 CPU 64K MEM		1.0000
2	P	IN 210-7587-1A- --	PCA 2200MVP 64KX9 BIT DATA MEMORY	E11526	1.0000
3	IN	IN 209-7587-1 --	PCA 2200MVP 64KX9 BIT DATA MFM NC		1.0000
2	IN	IN 210-7589-A --	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
3	IN	IN 209-7588- --	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
2	P	IN 279-0313- --	2200MVP/VP COMMON MECH ASSY 60HZ		1.0000
3	IN	IN 210-6789-A --	PCA 2200VP MEMORY INTERFACE RD		1.0000
4	IN	IN 209-6789- --	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	IN	IN 210-6790- --	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	IN	IN 210-6791- --	PCA 2200VP STACK BOARD		1.0000
3	IN	IN 210-6792- --	PCA 2200VP ALU		1.0000
3	IN	IN 210-6793-1 --	PCA 2200MVP REGISTER BOARD	E10639	1.0000
3	IN	IN 210-7397- --	PCA 2200VP REG W/CURRENT FOLD BK	F10274	1.0000
3	IN	IN 210-7588-A --	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4	IN	IN 209-7588- --	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3	IN	IN 270-0355- --	2200VP CPU CHASSIS (91/0)		1.0000
4	IN	IN 210-7498- --	PCA 2200VPA/MVPA MOTHERBOARD	E10274	1.0000
4	IN	IN 270-0356- --	HEATSINK ASSY(2200VP)	E10389	1.0000
5	IN	IN 270-3066- --	HEATSINK HARNESS(2200VP)C6482-126		1.0000
4	IN	IN 270-3065- --	TRANSFORMER HARNESS(VP 60HZ)6482125		1.0000
1	IN	IN 615-1478- --	LABEL,2200MVP 115V 50HZ	B6611-239	E10392
1	IN	IN 615-1491- --	LBL,2200MVP 115V 60HZ	B6611-240	E10392

MULTI-LEVEL BILL OF MATERIAL AS OF  
RUN DATE: 07/16/79

MB0080-A  
ASSEMBLY PART NUMBER 177-3108- - -  
ASSEMBLY DESCRIPTION 2200 MVP-8A CPU 32K MEM 9 I/O

POSITION	IN	LEGEND	COMPONENT	DESCRIPTION	E C N
STRUCTURE	1	2	3	PART NUMBER	
1	P	IN	210-7587-1A- - -	PCA 2200MVP 64KX9 BIT OATA MEMORY	E12201
2	IN		209-7587-1 - - -	PCA 2200MVP 64KX9 BIT DATA MEM NC	
1	P	IN	210-7587-1B- - -	PCA 2200MVP 32K X 9BIT MVP OATA MEM	E11526
2	IN		209-7587-1 - - -	PCA 2200MVP 64KX9 BIT DATA MEM NC	
1	IN		615-1533- - - -	LABEL # 2200 MVPA 60HZ	B6611-295 E11498
1	IN		615-1536- - - -	LABEL # 2200 MVPA 50HZ	B6611-296 E11498

MULTI-LEVEL BILL OF MATERIAL AS OF  
RUN DATE: 05/10/79

MB0080-A  
ASSEMBLY PART NUMBER 177-3112- - -  
ASSEMBLY DESCRIPTION 2200 MVP-12A CPU 48K MEM 9 I/O

POSITION	IN	LEGEND	COMPONENT	DESCRIPTION	E C N	QUANTITY
STRUCTURE	1	2	3	PART NUMBER		PER ASSY
1	IN		187-3112- - - -	2200 MVPA CPU 9 I/O 48K MEM	E10974	1.0000
1	IN		615-1533- - - -	LABEL # 2200 MVPA 60HZ	B6611-295 E11498	1.0000
1	IN		615-1536- - - -	LABEL # 2200 MVPA 50HZ	B6611-296 E11498	1.0000

POSITION IN STRUCTURE	LEGEND	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN	187-3116- - -	2200 MVPA CPU 9 I/O 64K MEM	E10974	1.0000
2	P IN	210-7587-1A- - -	PCA 2200MVP 64KX9 BIT DATA MEMORY		1.0000
3	IN	209-7587-1 - - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
2	P IN	279-0354- - - -	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3	IN	210-6789-A - - -	PCA 2200VP MEMORY INTERFACE 8D		1.0000
4	IN	209-6789- - - -	PCA 2200VP MEMORY INTERFACE 8D		1.0000
3	IN	210-6790- - - -	PCA 2200VP INSTRUCTION COUNTER 8D		1.0000
3	IN	210-6791- - - -	PCA 2200VP STACK BOARD		1.0000
3	IN	210-6792- - - -	PCA 2200VP ALU		1.0000
3	IN	210-6793-1 - - -	PCA 2200MVP REGISTER BOARD		1.0000
3	IN	210-7397- - - -	PCA 2200VP REG W/CURRENT FOLD 8K		1.0000
3	IN	210-7588-A - - -	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4	IN	209-7588- - - -	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3	IN	270-0452- - - -	2200 MVPA/VPA CPU CHASS 9 I/O 60HZ		1.0000
4	IN	210-7498- - - -	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4	IN	270-0564- - - -	HEATSINK ASSY 2200 MVPA/VPA		1.0000
5	IN	270-3121- - - -	MVPA PWR SUP HTSNK HARN D6482-378	E10329	1.0000
4	IN	270-3120- - - -	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	IN	615-1533- - - -	LARFL # 2200 MVPA 60HZ	86611-295	1.0000
1	IN	615-1536- - - -	LABEL # 2200 MVPA 50HZ	86611-296	1.0000

MATERIAL AS OF

PILL OF

LEVEL

MULTI-LEVEL

MBOHO-A

RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3124- --  
 ASSEMBLY DESCRIPTION 2200 MVP-24A CPU 96K MEM 9 I/O

POSITION	IN	LEGEND	COMPONENT	DESCRIPTION	E C N	QUANTITY
STRUCTURE	1	2	3			PER ASSY
1						
2	IN		187-3124-	2200 MVPA CPU 9 I/O 96K MEM		1.0000
	IN		210-7587-3B-	PCA 2200MVP 96K X 9BIT MVP DATA MEM F11262		1.0000
3	IN		209-7587-3-	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
2	P		279-0354-	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3	IN		210-6789-A-	PCA 2200VP MEMORY INTERFACE RD		1.0000
4	IN		209-6789-	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	IN		210-6790-	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	IN		210-6791-	PCA 2200VP STACK BOARD		1.0000
3	IN		210-6792-	PCA 2200VP ALU		1.0000
3	IN		210-6793-1-	PCA 2200MVP REGISTER BOARD		1.0000
3	IN		210-7397-	PCA 2200VP REG W/CURRENT FOLD 8K	E11598	1.0000
3	IN		210-7588-A-	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
4	IN		209-7588-	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3	IN		270-0452-	2200 MVPA/VPA CPU CHASS 9 I/O 60HZ		1.0000
4	IN		210-7498-	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4	IN		270-0564-	HEATSINK ASSY 2200 MVPA/VPA		1.0000
5	IN		270-3121-	MVPA PMR SUP HTSNK HARN D6482-378	E10329	1.0000
4	IN		270-3120-	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	IN		615-1533-	LABEL # 2200 MVPA 60HZ	86611-295	1.0000
1	IN		615-1536-	LABEL # 2200 MVPA 50HZ	B6611-296	1.0000



ASSEMBLY PART NUMBER 177-3132- -  
 ASSEMBLY DESCRIPTION 2200 MVP-32A CPU 128K MEM 9 I/O

POSITION	IN	LEGEND	COMPONENT	DESCRIPTION	E C N	QUANTITY
STRUCTURE	1	2	3	PART NUMBER		PER ASSY
1				2200 MVP-A CPU 9 I/O 256K		1.0000
2	P			PCA 2200MVP 128KX9 BIT DATA MEMORY		2.0000
3				PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
2	P			2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3				PCA 2200VP MEMORY INTERFACE BD		1.0000
4				PCA 2200VP MEMORY INTERFACE BD		1.0000
3				PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3				PCA 2200VP STACK BOARD		1.0000
3				PCA 2200VP ALU		1.0000
3				PCA 2200MVP REGISTER BOARD		1.0000
3				PCA 2200VP REG W/CURRENT FOLD BK		1.0000
3				PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4				PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3				2200 MVP/VPA CPU CHASS 9 I/O 60HZ		1.0000
4				PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4				HEATSINK ASSY 2200 MVP/VPA		1.0000
5				MVPA PHR SUP HTSNK HARN D6482-378	E10329	1.0000
4				XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	P			PCA 2200MVP 128KX9 BIT DATA MEMORY		1.0000
2				PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
1				LABEL # 2200 MVP/VPA 60HZ	86611-295	1.0000
1				LABEL # 2200 MVP/VPA 50HZ	86611-296	1.0000

MB0060-A M U L T I - L E V E L P I L L O F P A T E R I A L A S O F R U N D A T E : 05/10/79

ASSEMBLY PART NUMBER 177-3149- - -  
 ASSEMBLY DESCRIPTION 2200 MVP-4PA CPU 192K MFM 9 I/O

POSITION IN STRUCTURE	LEGEND			COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
	1	2	3				
1		IN		187-3164-	2200 MVPA CPU 9 I/O 256K	E10974	1.0000
2	P	IN		210-7587-3A-	PCA 2200MVP 128KX9 BIT DATA MEMORY		2.0000
3		IN		209-7587-3	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
2	P	IN		270-0354-	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3		IN		210-6789-A	PCA 2200VP MEMORY INTERFACE RD		1.0000
4		IN		209-6789-	PCA 2200VP MEMORY INTERFACE BD		1.0000
3		IN		210-6790-	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3		IN		210-6791-	PCA 2200VP STACK BOARD		1.0000
3		IN		210-6792-	PCA 2200VP ALU		1.0000
3		IN		210-6793-1	PCA 2200MVP REGISTER BOARD		1.0000
3		IN		210-7397-	PCA 2200VP REG W/CURRENT FOLD BK	E11598	1.0000
3		IN		210-7588-A	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
4		IN		209-7588-	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3		IN		270-0452-	2200 MVPA/VPA CPU CHASS 9 I/O 60HZ		1.0000
4		IN		210-7498-	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4		IN		270-0564-	HEATSINK ASSY 2200 MVPA/VPA		1.0000
5		IN		270-3121-	MVPA PWR SUP HTSNK HARN D6482-378	E10329	1.0000
4		IN		270-3120-	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	P	IN		210-7587-3A-	PCA 2200MVP 128KX9 BIT DATA MEMORY	E10974	1.0000-
2		IN		209-7587-3	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
1		IN		615-1533-	LABEL # 2200 MVPA 60HZ	R6611-295 E11498	1.0000
1		IN		615-1536-	LABEL # 2200 MVPA 50HZ	R6611-296 E11498	1.0000

MB0060-A M U L T I - L E V E L R I L L O F M A T E R I A L A S O F  
 ASSEMBLY PART NUMBER 177-3164- - -  
 ASSEMBLY DESCRIPTION 2200 MVP-64A CPU 256K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	P	187-3164-	2200 MVP CPU 9 I/O 256K	E10974	1.0000
2	P	210-7587-3A-	PCA 2200MVP 128KX9 BIT DATA MEMORY		2.0000
3	P	209-7587-3-	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
2	P	279-0354-	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3	P	210-6789-A	PCA 2200VP MEMORY INTERFACE BD		1.0000
4	P	209-6789-	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	P	210-6790-	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	P	210-6791-	PCA 2200VP STACK BOARD		1.0000
3	P	210-6792-	PCA 2200VP ALU		1.0000
3	P	210-6793-1	PCA 2200MVP REGISTER BOARD		1.0000
3	P	210-7397-	PCA 2200VP REG W/CURRENT FOLD BK	E11598	1.0000
3	P	210-7588-A	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
4	P	209-7588-	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3	P	270-0452-	2200 MVP/VPA CPU CHASS 9 I/O 6CHZ		1.0000
4	P	210-7498-	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4	P	270-0564-	HEATSINK ASSY 2200 MVP/VPA		1.0000
5	P	270-3121-	MVPA PWR SUP HTSNK HARN D6482-378	E10329	1.0000
4	P	270-3120-	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	P	615-1533-	LABEL # 2200 MVP 60HZ	B6611-295	1.0000
1	P	615-1536-	LABEL # 2200 MVP 50HZ	B6611-296	1.0000

ASSEMBLY PART NUMBER 177-3236-F - -  
 ASSEMBLY DESCRIPTION 22360 WK/ST 80X24 TRANS TERMINAL

POSITION IN STRUCTURE	LEGEND	COMPONENT NUMBER	DESCRIPTION	F C N	QUANTITY PER ASSY
1	2	3			
1	IN	187-3236-D	2236D WK/ST 80X24 TRANS TERMINAL		1.0000
2	IN	210-7158-A	PCA 2236 80X24 CRT/PTR 60HZ		1.0000
3	IN	209-7158-	PCA 2236 80X24 CRT/PTR 60HZ		1.0000
4	IN	220-1068-	CABLE,CRT 80 (7058)(E)B6482-86	EC7027	1.0000
2	IN	210-7292-1A-	PCA 2236MXD INTERACY TERM WS ELEC		1.0000
3	IN	209-7292-1-	PCA 2236MXD INTERACY TERM WS ELEC		1.0000
2	IN	220-2236-25-	2236 DIRECT CABLE ASSY	EC9918	1.0000
2	P FS	279-0314-	2236D COMMON MECH ASSY		1.0000
3	IN	210-7156-	PCA 928 PS REG FOR MOTOROLA MONITOR	EC8365	1.0000
3	IN	220-1143-	WIRE & LUG ASSY TYPE P065 D6482-12	EC9294	1.0000
3	IN	270-0373-	12" MONITOR II & PWR SUP ASM II	EC9775	1.0000
4	IN	270-0371-	POWER SUPPLY II,12" MONITOR(PRELIM)		1.0000
5	P FS *	210-7455-	PCA 9/12 MONITOR WANG MON PS REG		1.0000
6	IN	220-1107-	12" CRT POWER SUPPLY CABLE 86482-141		1.0000
4	IN *	270-0372-	12" MONITOR ASM II (LESS PWR SUP)		1.0000
5	IN *	210-7456-	PCA 12" MONITOR ELEC	EC8373	1.0000
5	IN	220-0160-	BRIGHTNESS POT CABLE ASSY C6482-140		1.0000
5	IN	270-3068-	12" CRT HARNESS ASSY D6482-139		1.0000
5	IN	270-3092-	YOKE ASSY (12" MONITOR) B6482-246		1.0000
5	IN	270-3104-	12"FLYBACK XFORMER HARN C6482-327	EC9723	1.0000
3	IN	270-0400-1	2236 WORK ST CHASSIS ASSY	EC8561	1.0000
4	IN	210-7293-	PCA 2236 INTERACTIVE TERM WS MB		1.0000
5	IN	220-3014-	24 COND 14"FLAT CABLE C-6482-79	PATREL	1.0000
4	IN	220-1076-	POWER CORD ASSY(F CHAS)B6482-95		1.0000
4	IN	220-1101-	P054 WIRE&LUG ASSY(E CHAS)6482-12		1.0000
4	IN	220-1143-	WIRE & LUG ASSY TYPE P065 D6482-12	EC9931	1.0000
4	IN	220-1180-	WIRE & LUG ASSY TYPE P077 D6482-12	EC9931	1.0000
4	IN *	270-0346-1	WS POWER SUPPLY ASSY		1.0000
5	IN	220-1042-	P022 WIRE & LUG ASSY(2LCRT)D6482-12		1.0000
5	IN	220-1074-	CABLE PS/MB(F CHASSIS)B6482-91		1.0000
5	IN	220-1077-	P043 WIRE & LUG ASSY(F CHAS)B6482-96		1.0000
5	IN	220-1094-	P048 WIRE & LUG ASSY B		1.0000
3	WC	279-0352-	928 WK/ST COVER ASSY	EC9905	1.0000
3	IN	279-1015-	928WZ BASE ASSY(ALUM TAPE) 6841-30	EC8153	1.0000
1	IN	615-1468-	L8L,2236 WK/ST 115V 50HZ 86611-272	E10392	1.0000
1	IN	615-1485-	L8L,2236 WK/ST 115V 60HZ 86611-271	E10392	1.0000

ASSEMBLY PART NUMBER 177-3236-E --  
 ASSEMBLY DESCRIPTION 2236 INTERACTIVE TERM WK/ST

POSITION IN STRUCTURE	LEGEND	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN	187-3236-E	2236F INTERACTIVE TERM WK/ST		1.0000
2	IN	210-7592-A	PCA 2236F SINGLE RD TERM ELEC		1.0000
3	IN	209-7592-	PCA 2236F SINGLE RD TERM ELEC		1.0000
4	IN	220-1103-	CRT ARD (W2)(CDAX)B6482-122	E11192	1.0000
2	IN	220-3039-	24 PIN FLAT CABLE ASSY(18")C6482-79		1.0000
2	IN	279-0354-	2236E INTERACTIVE TERM COMMON ASSY		1.0000
3	IN	220-1143-	WIFI & LUG ASSY TYPE P065 D6482-12		1.0000
3	IN	270-0373-	12" MONITOR II & PWR SUP ASM II		1.0000
4	IN	270-0371-	POWER SUPPLY II,12" MONITOR(PRELIM)		1.0000
5	P	210-7455-	PCA 9/12 MONITOR HANG MON PS KEG		1.0000
6	IN	220-1107-	12" CRT POWER SUPPLY CABLE B6482-141		1.0000
4	IN *	270-0372-	12" MONITOR ASM II (LESS PWR SUP)		1.0000
5	IN *	210-7456-	PCA 12" MONITOR ELEC	EC8373	1.0000
5	IN	220-0160-	BRIGHTNESS POT CABLE ASSY C6482-140		1.0000
5	IN	270-3068-	12" CRT HARNESS ASSY D6482-139		1.0000
5	IN	270-3092-	YOKF ASSY (12" MONITOR) 86482-246		1.0000
5	IN	270-3104-	12"FLYBACK XFORMER HARN C6482-327	EC9723	1.0000
3	IN	270-0576-	2236 E WORK ST CHASSIS		1.0000
4	IN	220-1076-	POWER CORD ASSY(F CHAS)B6482-95		1.0000
4	IN	220-1101-	P054 WIRE&LUG ASSY(E CHAS)6482-12		1.0000
4	IN	220-1301-	CABLE SPEAKER 2236E	86482-462	E11322
4	IN	220-1302-	CABLE POT	86482-466	E11322
4	IN	270-3139-	TRANSFORMER HARNESS	D6482-467	F11322
3	WC	279-0352-	928 WK/ST COVER ASSY		1.0000
3	IN	279-1015-	928WZ BASE ASSY(ALUM TAPE) 6841-30		1.0000

MB0080-A  
 ASSEMBLY PART NUMBER 177-3236-DE -  
 ASSEMBLY DESCRIPTION 2236DE WK/ST 80X24

POSITION IN LEGEND	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN 187-3236-DE - -	2236-DE INTERACTIVE TERM WK/ST		1.0000
2	IN 210-7592-A - -	PCA 2236E SINGLE BD TERM ELEC		1.0000
3	IN 209-7592- - -	PCA 2236E SINGLE BD TERM ELEC		1.0000
4	IN 220-1103- - -	CRT BRD (W2)(COAX)86482-122	E11192	1.0000
2	IN 220-3039- - -	24 PIN FLAT CABLE ASSY(18")C6482-79		1.0000
2	IN 270-0579- - -	HEATSINK ASSY 2236E		1.0000
2	P IN 279-0359- - -	2236E INTERACTIVE TERM COMMON ASSY		1.0000
3	IN 220-1143- - -	WIRE & LUG ASSY TYPE P065 D6482-12		1.0000
3	IN 270-0373- - -	12" MONITOR II & PWR SUP ASM II		1.0000
4	IN 270-0371- - -	POWER SUPPLY II,12" MONITOR(PRELIH)		1.0000
5	P FS * 210-7455- - -	PCA 9/12 MONITOR WANG MON PS REG		1.0000
6	IN 220-1107- - -	12" CRT PDWER SUPLY CABLE B6482-141		1.0000
4	IN * 270-0372- - -	12" MONITOR ASM II (LESS PWR SUP)		1.0000
5	IN * 210-7456- - -	PCA 12" MONITOR ELEC	EC8373	1.0000
5	IN 220-0160- - -	BRIGHTNESS POT CABLE ASSY C6482-140		1.0000
5	P IN 270-3068- - -	12" CRT HARNESS ASSY D6482-139		1.0000
5	P IN 270-3092- - -	YOKE ASSY (12" MONITOR) B6482-246		1.0000
5	P IN 270-3104- - -	12"FLYBACK XFORMER HARN C6482-327	EC9723	1.0000
3	IN 270-0576- - -	2236 E WORK ST CHASSIS		1.0000
4	IN 220-1076- - -	POWER CORD ASSY(F CHAS)B6482-95		1.0000
4	IN 220-1101- - -	P054 WIRE&LUG ASSY(E CHAS)6482-12		1.0000
4	IN 220-1301- - -	CABLE SPEAKER 2236E 86482-462	E11322	1.0000
4	IN 220-1302- - -	CABLE POT B6482-466	E11322	1.0000
4	IN 270-3139- - -	TRANSFORMER HARNESS D6482-467	E11322	1.0000
3	IN 279-1015- - -	928WZ BASE ASSY(ALUM TAPE) 6841-30		1.0000
3	IN 279-4116- - -	2236 DE COVER ASSY	E11811	1.0000



1

2



3

4



APPENDIX F  
ELECTRICAL SCHEMATICS AND DRAWINGS

This appendix provides electrical schematics for the 2200MVP CPU, the 2236D Interactive Terminal, and the I/O controllers for the peripherals. Cable assembly drawings are also included. Below is a complete listing of the drawings provided.

<u>DRAWING NUMBER</u>	<u>DESCRIPTION</u>
2200MVP CENTRAL PROCESSING UNIT	
E6787	Data Memory (16K/32K x 9 Bits)
D7587	Data Memory (128K x 9 Bits)
E6788	Control Memory (8K/12K x 24 Bits)
E6789	Memory Control
E6790	Instruction Counter
E6791	Stack & Program Counter
E6792	ALU
E6793-1	Registers & I/O
D6797	Regulator (without Current Foldback)
D7397	Regulator (with Current Foldback)
E6798	MVP Motherboard
E7498	MVP-A Motherboard
D6482-125	MVP Transformer Harness
D6482-341	MVPA Transformer Harness
C6482-126	MVP Heatsink Harness
C6482-378	MVPA Heatsink Harness
E6819-100	MVP/MVPA Chassis
E6819-999	Interconnection Diagram
2236D INTERACTIVE TERMINAL	
D7067	Regulator (without current foldback)
D7156	Regulator (with current foldback)
E7158	Printer & Display I/O
E7292-1	CPU
D7293	Motherboard
D7256	12" Monitor Electronics (Wang)
B7258	Blanking CKT (Wang Monitor)
D7455	12" Monitor P.S. Reg. (Wang)
D7456	12" Monitor Electronics
7229	Wang Keyboard Electronics
6621-090	Keyboard & Bearing Plate
N/A	Motorola Video PCB Schematic
N/A	Motorola Interconnection Diagram
C35-1852	Keytronic Keyboard



DRAWING NUMBERDESCRIPTION

## I/O CONTROLLERS

D6541-2	22C03 Disk Controller
D6561	22C01 Character Printer Controller
E6730	2227B Telecommunications Controller
E6786	2230MXB Multiplexer Slave Controller
D7042	22C11 Disk/Printer Controller
D7079	22C02 Matrix Printer Controller
E7141	2209A Tape Drive Controller (Motherboard)
E7142	2209A Tape Drive Controller (Daughterboard)
E7223	2227B/2228B Telecommunications Controller Motherboard
E7224	2228B Telecommunications Controller
E7287	2230MXA Multiplexer Controller
F7290-1	2236MXD Controller (Motherboard)
F7291-1	2236MXD Controller (Daughterboard)
D7342	22C11 Disk/Printer Controller
D7486	22C12 Disk Microprocessor (Motherboard)
D7487	22C12/22C13 Disk Microprocessor (Daughterboard)
D7488	22C13 Disk Microprocessor (Motherboard)
D7686	22C12 Disk Microprocessor (Motherboard)
D7688	22C13 Disk Microprocessor (Motherboard)

## I/O CABLE ASSEMBLIES

C6422-129	Printer Cable for 2221W Matrix Printer (WL #220-0105); for 2263 Chain Train Printer (WL #220-0105); for 2231W Matrix Printer (WL# 220-0105-1); for 2282 Graphic CRT (WL #220-0105-2)
C6472-61	I/O Cable Assembly for 2260B Series Drive (WL #220-0066); for 2270A-D Diskette Drive (WL #220-0066-4)
C6482-16	2224 Extension Cable for 2280 Phoenix Drive (WL #220-0138)
C6482-55	CP & Printer Cable for 2221M Printer MUX (WL #220-0130); for 2221M Printer MUX (WL #220-0131)

DRAWING NUMBERDESCRIPTIONI/O CABLE ASSEMBLIES  
(continued)

D6482-112	Inter-Disk Cable for 2260B-2 Disk Drive (WL #220-0151)
C6482-135	I/O Cable for 2271/2271P Writer & Plotter (WL #220-0156); for 2251 Matrix Printer (WL #220-0156)
C6482-143	I/O Cable for 2281/2281P Writer & Plotter (WL #220-0161)
D6482-165	I/O Cable for 2209A Tape Drive (WL #220-0168)
D6482-188	30 Pair Flat Cable for 2280 Phoenix Drive (WL #220-3032)
C6482-189	26 Conductor Shielded Cable for 2280 Phoenix Drive (WL #220-3033-5)
D6482-192	I/O Cable for 2261W Matrix Printer (WL #220-0171)
C6482-220	RS-232-C Cable for 2236D Terminal (WL #220-2236-25)
C6482-226	I/O Cable for 2201L Printer (WL #220-0181)
B6482-320	36 Conductor Cable for 2260BC Series Drives (WL #220-3066)



4


7




8

9








OPERATOR	DATE	TIME	NO. OF	NO. OF
			TESTS	REPAIRS
1	10/10/57	10:00	10	10
2	10/10/57	10:00	10	10
3	10/10/57	10:00	10	10
4	10/10/57	10:00	10	10
5	10/10/57	10:00	10	10
6	10/10/57	10:00	10	10
7	10/10/57	10:00	10	10
8	10/10/57	10:00	10	10
9	10/10/57	10:00	10	10
10	10/10/57	10:00	10	10

NO.	DESCRIPTION	DATE	TIME	NO. OF	NO. OF
				TESTS	REPAIRS
1	10/10/57	10:00	10	10	10
2	10/10/57	10:00	10	10	10
3	10/10/57	10:00	10	10	10
4	10/10/57	10:00	10	10	10
5	10/10/57	10:00	10	10	10
6	10/10/57	10:00	10	10	10
7	10/10/57	10:00	10	10	10
8	10/10/57	10:00	10	10	10
9	10/10/57	10:00	10	10	10
10	10/10/57	10:00	10	10	10



**SIGNAL - TERMINAL DESIGNATIONS, VIEW FROM BOTTOM WIRE SIDE OF CONNECTOR**

CONDUCTOR	TERMINAL	DESIGNATION
1	1	20V
2	2	20V
3	3	20V
4	4	20V
5	5	20V
6	6	20V
7	7	20V
8	8	20V
9	9	20V
10	10	20V
11	11	20V
12	12	20V
13	13	20V
14	14	20V
15	15	20V
16	16	20V
17	17	20V
18	18	20V
19	19	20V
20	20	20V
21	21	20V
22	22	20V
23	23	20V
24	24	20V
25	25	20V
26	26	20V
27	27	20V
28	28	20V
29	29	20V
30	30	20V
31	31	20V
32	32	20V
33	33	20V
34	34	20V
35	35	20V
36	36	20V
37	37	20V
38	38	20V
39	39	20V
40	40	20V
41	41	20V
42	42	20V
43	43	20V
44	44	20V
45	45	20V
46	46	20V
47	47	20V
48	48	20V
49	49	20V
50	50	20V
51	51	20V
52	52	20V
53	53	20V
54	54	20V
55	55	20V
56	56	20V
57	57	20V
58	58	20V
59	59	20V
60	60	20V
61	61	20V
62	62	20V
63	63	20V
64	64	20V
65	65	20V
66	66	20V
67	67	20V
68	68	20V
69	69	20V
70	70	20V
71	71	20V
72	72	20V
73	73	20V
74	74	20V
75	75	20V
76	76	20V
77	77	20V
78	78	20V
79	79	20V
80	80	20V
81	81	20V
82	82	20V
83	83	20V
84	84	20V
85	85	20V
86	86	20V
87	87	20V
88	88	20V
89	89	20V
90	90	20V
91	91	20V
92	92	20V
93	93	20V
94	94	20V
95	95	20V
96	96	20V
97	97	20V
98	98	20V
99	99	20V
100	100	20V

CONDUCTOR	TERMINAL	DESIGNATION
1	1	20V
2	2	20V
3	3	20V
4	4	20V
5	5	20V
6	6	20V
7	7	20V
8	8	20V
9	9	20V
10	10	20V
11	11	20V
12	12	20V
13	13	20V
14	14	20V
15	15	20V
16	16	20V
17	17	20V
18	18	20V
19	19	20V
20	20	20V
21	21	20V
22	22	20V
23	23	20V
24	24	20V
25	25	20V
26	26	20V
27	27	20V
28	28	20V
29	29	20V
30	30	20V
31	31	20V
32	32	20V
33	33	20V
34	34	20V
35	35	20V
36	36	20V
37	37	20V
38	38	20V
39	39	20V
40	40	20V
41	41	20V
42	42	20V
43	43	20V
44	44	20V
45	45	20V
46	46	20V
47	47	20V
48	48	20V
49	49	20V
50	50	20V
51	51	20V
52	52	20V
53	53	20V
54	54	20V
55	55	20V
56	56	20V
57	57	20V
58	58	20V
59	59	20V
60	60	20V
61	61	20V
62	62	20V
63	63	20V
64	64	20V
65	65	20V
66	66	20V
67	67	20V
68	68	20V
69	69	20V
70	70	20V
71	71	20V
72	72	20V
73	73	20V
74	74	20V
75	75	20V
76	76	20V
77	77	20V
78	78	20V
79	79	20V
80	80	20V
81	81	20V
82	82	20V
83	83	20V
84	84	20V
85	85	20V
86	86	20V
87	87	20V
88	88	20V
89	89	20V
90	90	20V
91	91	20V
92	92	20V
93	93	20V
94	94	20V
95	95	20V
96	96	20V
97	97	20V
98	98	20V
99	99	20V
100	100	20V


**WANG**

SCHEMATIC ASS'Y

NO. 2600

REV. 1-18-57

270-0257 E 6707



DATE		BY	
DATE	7/23/58	DATE	7/23/58
TIME	1:15	TIME	1:15
BY	J.M.	BY	J.M.
NO.	2200/107	NO.	2200/107
TITLE		1.2K APPROX MOTOR	
WANG		210-7-37	
D		7587	
4		4	


**PRELIMINARY**

DATE		BY	
DATE	7/23/58	DATE	7/23/58
TIME	1:15	TIME	1:15
BY	J.M.	BY	J.M.
NO.	2200/107	NO.	2200/107
TITLE		1.2K APPROX MOTOR	
WANG		210-7-37	
D		7587	
4		4	

DATE		BY	
DATE	7/23/58	DATE	7/23/58
TIME	1:15	TIME	1:15
BY	J.M.	BY	J.M.
NO.	2200/107	NO.	2200/107
TITLE		1.2K APPROX MOTOR	
WANG		210-7-37	
D		7587	
4		4	

DATE		BY	
DATE	7/23/58	DATE	7/23/58
TIME	1:15	TIME	1:15
BY	J.M.	BY	J.M.
NO.	2200/107	NO.	2200/107
TITLE		1.2K APPROX MOTOR	
WANG		210-7-37	
D		7587	
4		4	

PRELIMINARY



THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. IT IS TO BE USED ONLY FOR THE PROJECT AND FOR WHICH IT WAS PREPARED. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF WANG LABORATORIES, INC.

DATE	APPROVED BY	DATE	APPROVED BY
FILE #	FILE #	FILE #	FILE #
DATE	DATE	DATE	DATE
PROJECT NO. 2200MVP		SERIAL EXTENDER MEMORY	
PROJECT TITLE		PROJECT NO. 210-7587	
PROJECT NO.		PROJECT NO. D 7587	
PROJECT NO.		PROJECT NO. 4-	

SEE SK & FOR REF.





**WANG**

RESEARCH CONTROL

200-6763 E 6709 6

DATE: 11-15-54

BY: [Signature]

NO. [Blank]

REV. [Blank]

Pinout diagram for connector J1:

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	
100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130

Pinout diagram for connector J2:

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	
100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130





Table with 2 columns: Bit Number, Bit Label


1	100
2	101
3	102
4	103
5	104
6	105
7	106
8	107
9	108
10	109
11	110
12	111
13	112
14	113
15	114
16	115
17	116
18	117
19	118
20	119
21	120
22	121
23	122
24	123

Table with 2 columns: Bit Number, Bit Label

1	100
2	101
3	102
4	103
5	104
6	105
7	106
8	107
9	108
10	109
11	110
12	111
13	112
14	113
15	114
16	115
17	116
18	117
19	118
20	119
21	120
22	121
23	122
24	123

Table with 2 columns: Bit Number, Bit Label

1	100
2	101
3	102
4	103
5	104
6	105
7	106
8	107
9	108
10	109
11	110
12	111
13	112
14	113
15	114
16	115
17	116
18	117
19	118
20	119
21	120
22	121
23	122
24	123



NOTES:

1. ALL COMPONENTS ARE TO BE OF THE HIGHEST QUALITY AVAILABLE.

2. ALL COMPONENTS ARE TO BE OF THE HIGHEST QUALITY AVAILABLE.


3. ALL COMPONENTS ARE TO BE OF THE HIGHEST QUALITY AVAILABLE.

NOTES:

1. ALL COMPONENTS ARE TO BE OF THE HIGHEST QUALITY AVAILABLE.

2. ALL COMPONENTS ARE TO BE OF THE HIGHEST QUALITY AVAILABLE.

3. ALL COMPONENTS ARE TO BE OF THE HIGHEST QUALITY AVAILABLE.



10-478 E 6790 12  
 WANG  
 10-478 E 6790 12



Table with technical specifications: UNIT, PART, QTY, etc.

Table with columns: LONG/TYPICAL, UNIT, PART, QTY, etc.


Table with columns: ITEM, TYPE, QTY, etc.

Table with columns: 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000

Table with columns: ITEM, QTY, UNIT, etc. Includes WANG logo.



Technical notes and assembly instructions at the bottom of the page.



**WANG**  
Model 2400  
Serial 2400  
Part 2400  
Date 11/11/64  
Drawn by W. J. LORRANCE  
Checked by W. J. LORRANCE  
No. 4712  
Rev. 4712


**NOTE:** ALL COMPONENTS MUST BE USED AS SHOWN UNLESS OTHERWISE SPECIFIED.

**COMPACT LAYOUT**

Component	Terminal	Component	Terminal
7400	1	7400	1
7400	2	7400	2
7400	3	7400	3
7400	4	7400	4
7400	5	7400	5
7400	6	7400	6
7400	7	7400	7
7400	8	7400	8
7400	9	7400	9
7400	10	7400	10
7400	11	7400	11
7400	12	7400	12
7400	13	7400	13
7400	14	7400	14
7400	15	7400	15
7400	16	7400	16
7400	17	7400	17
7400	18	7400	18
7400	19	7400	19
7400	20	7400	20
7400	21	7400	21
7400	22	7400	22
7400	23	7400	23
7400	24	7400	24

**SIGNAL-TERMINAL DESIGNATIONS, NEW FROM BOTTOM (WANG) SIDE OF CONNECTOR**

Signal	Terminal	Signal	Terminal
14V	1	14V	1
14V	2	14V	2
14V	3	14V	3
14V	4	14V	4
14V	5	14V	5
14V	6	14V	6
14V	7	14V	7
14V	8	14V	8
14V	9	14V	9
14V	10	14V	10
14V	11	14V	11
14V	12	14V	12
14V	13	14V	13
14V	14	14V	14
14V	15	14V	15
14V	16	14V	16
14V	17	14V	17
14V	18	14V	18
14V	19	14V	19
14V	20	14V	20
14V	21	14V	21
14V	22	14V	22
14V	23	14V	23
14V	24	14V	24



COMPONENT	LOC.	QTY.	REMARKS
6793-1	1A1	1	MAIN FRAME
6793-2	1A2	1	POWER SUPPLY
6793-3	1A3	1	MEMORY
6793-4	1A4	1	CONTROL
6793-5	1A5	1	TERMINAL
6793-6	1A6	1	PERIPHERAL
6793-7	1A7	1	EXPANSION
6793-8	1A8	1	OPTIONAL
6793-9	1A9	1	REAR PANEL
6793-10	1A10	1	CONNECTOR
6793-11	1A11	1	WIRING
6793-12	1A12	1	TEST POINT
6793-13	1A13	1	GROUND
6793-14	1A14	1	SHIELD
6793-15	1A15	1	COOLING
6793-16	1A16	1	VENTILATION
6793-17	1A17	1	ACCESSORY
6793-18	1A18	1	REPAIR KIT
6793-19	1A19	1	MANUAL
6793-20	1A20	1	WARRANTY

6793 / CABINET	LOC.	QTY.	REMARKS
6793-1	1A1	1	MAIN FRAME
6793-2	1A2	1	POWER SUPPLY
6793-3	1A3	1	MEMORY
6793-4	1A4	1	CONTROL
6793-5	1A5	1	TERMINAL
6793-6	1A6	1	PERIPHERAL
6793-7	1A7	1	EXPANSION
6793-8	1A8	1	OPTIONAL
6793-9	1A9	1	REAR PANEL
6793-10	1A10	1	CONNECTOR
6793-11	1A11	1	WIRING
6793-12	1A12	1	TEST POINT
6793-13	1A13	1	GROUND
6793-14	1A14	1	SHIELD
6793-15	1A15	1	COOLING
6793-16	1A16	1	VENTILATION
6793-17	1A17	1	ACCESSORY
6793-18	1A18	1	REPAIR KIT
6793-19	1A19	1	MANUAL
6793-20	1A20	1	WARRANTY

6793 / POWER SUPPLY	LOC.	QTY.	REMARKS
6793-1	1A1	1	MAIN FRAME
6793-2	1A2	1	POWER SUPPLY
6793-3	1A3	1	MEMORY
6793-4	1A4	1	CONTROL
6793-5	1A5	1	TERMINAL
6793-6	1A6	1	PERIPHERAL
6793-7	1A7	1	EXPANSION
6793-8	1A8	1	OPTIONAL
6793-9	1A9	1	REAR PANEL
6793-10	1A10	1	CONNECTOR
6793-11	1A11	1	WIRING
6793-12	1A12	1	TEST POINT
6793-13	1A13	1	GROUND
6793-14	1A14	1	SHIELD
6793-15	1A15	1	COOLING
6793-16	1A16	1	VENTILATION
6793-17	1A17	1	ACCESSORY
6793-18	1A18	1	REPAIR KIT
6793-19	1A19	1	MANUAL
6793-20	1A20	1	WARRANTY

**WANG**

6793 6793-1

6793 6793-2

6793 6793-3

6793 6793-4

6793 6793-5

6793 6793-6

6793 6793-7

6793 6793-8

6793 6793-9

6793 6793-10

6793 6793-11

6793 6793-12

6793 6793-13

6793 6793-14

6793 6793-15

6793 6793-16

6793 6793-17

6793 6793-18

6793 6793-19

6793 6793-20

6793 6793-21

6793 6793-22

6793 6793-23

6793 6793-24

6793 6793-25

6793 6793-26

6793 6793-27

6793 6793-28

6793 6793-29

6793 6793-30

6793 6793-31

6793 6793-32

6793 6793-33

6793 6793-34

6793 6793-35

6793 6793-36

6793 6793-37

6793 6793-38

6793 6793-39

6793 6793-40

6793 6793-41

6793 6793-42

6793 6793-43

6793 6793-44

6793 6793-45

6793 6793-46

6793 6793-47

6793 6793-48

6793 6793-49

6793 6793-50

6793 6793-51

6793 6793-52

6793 6793-53

6793 6793-54

6793 6793-55

6793 6793-56

6793 6793-57

6793 6793-58

6793 6793-59

6793 6793-60

6793 6793-61

6793 6793-62

6793 6793-63

6793 6793-64

6793 6793-65

6793 6793-66

6793 6793-67

6793 6793-68

6793 6793-69

6793 6793-70

6793 6793-71

6793 6793-72

6793 6793-73

6793 6793-74

6793 6793-75

6793 6793-76

6793 6793-77

6793 6793-78

6793 6793-79

6793 6793-80

6793 6793-81

6793 6793-82

6793 6793-83

6793 6793-84

6793 6793-85

6793 6793-86

6793 6793-87

6793 6793-88

6793 6793-89

6793 6793-90

6793 6793-91

6793 6793-92

6793 6793-93

6793 6793-94

6793 6793-95


6793 6793-96

6793 6793-97

6793 6793-98

6793 6793-99






6793 6793-100






LOCATION	M.L. PART NO.	WANG PART NO.	RESISTANCE	WATTAGE
L1,3	376-0134	9	1K	1/4
L2	376-0004	7	14	
L4,5,6	376-0066	5		
L7	376-0720	7	14	


COMPONENT	M.L. PART NO.	WANG PART NO.	RESISTANCE	WATTAGE
R1,4	330-2048	9	1K	1/4
R2,5,8,9	336-1014	9	1K	1/4
R3,6,11	330-3015	9	1K	1/4
R7,0	334-0000	7	14	
R20,25	330-3022	9	1K	1/4
R12,16	330-1022	9	1K	1/4
R14	333-0015	9	1K	1/4
R10,15	336-1022	9	1K	1/4
R16,17	337-1027	9	1K	1/4
R19	333-0014	9	1K	1/4
R21,22,23	330-3040	9	1K	1/4
R27	330-3053	9	1K	1/4
C1	300-3055	9	1K	1/4
C2	300-3055	9	1K	1/4
C3,4	300-3078	9	1K	1/4
C5-9,13	300-2022	9	1K	1/4
C10,11	300-5006	9	1K	1/4
C12,15	300-4032	9	1K	1/4
C14	300-3010	9	1K	1/4
C18,3	375-1052	9	1K	1/4
O4	375-1053	9	1K	1/4
O5	375-1054	9	1K	1/4
D1,2,10	300-3008	9	1K	1/4
D3-9	300-3008	9	1K	1/4
R24	330-3016	9	1K	1/4
R29	333-0023	9	1K	1/4
R28	330-3026	9	1K	1/4



QTY	TITLE	DRAWING NO.	DATE	BY	APPROVED BY
1	REGULATOR	210-6797 D	6/79		
PROJECT NO. 21001/D WANG REGULATOR PART NO. 210-6797 D REV. 1 DATE 6/79 DRAWN BY: [Name] CHECKED BY: [Name] APPROVED BY: [Name]					



F-17



COMPONENT	VAL. PT. AM	WVC	WAW
R1	394-0001		
R2,3,13,14	322-3000		
R4,5	381-2048		
R6	374-0074		
R7	374-0074		
R8,17,18,19,20	320-3010		
R9,10,30,32	320-3002		
R10	377-2633		
R11,22,33,49	387-0012		
R12,15,16,24	330-3010		
R13,25,26,27,37	330-3010		
R20	330-3018		
R21	330-3018		
R23	330-3018		
R28	389-0026		
R29	389-0026		
R31	333-0008		
R32	333-0008		
R35	333-0022		
R36	330-3002		
R37	330-3002		
R38	330-3002		
R39	330-3002		
R40	330-3002		
R41	330-3002		
R42	330-3002		
R43	330-3002		
R44	330-3002		
R45	330-3002		
R46	330-3002		
R47	330-3002		
R48	330-3002		
R49	330-3002		
R50	330-3002		
R51	330-3002		
R52	330-3002		
R53	330-3002		
R54	330-3002		
R55	330-3002		
R56	330-3002		
R57	330-3002		
R58	330-3002		
R59	330-3002		
R60	330-3002		
R61	330-3002		
R62	330-3002		
R63	330-3002		
R64	330-3002		
R65	330-3002		
R66	330-3002		
R67	330-3002		
R68	330-3002		
R69	330-3002		
R70	330-3002		
R71	330-3002		
R72	330-3002		
R73	330-3002		
R74	330-3002		
R75	330-3002		
R76	330-3002		
R77	330-3002		
R78	330-3002		
R79	330-3002		
R80	330-3002		
R81	330-3002		
R82	330-3002		
R83	330-3002		
R84	330-3002		
R85	330-3002		
R86	330-3002		
R87	330-3002		
R88	330-3002		
R89	330-3002		
R90	330-3002		
R91	330-3002		
R92	330-3002		
R93	330-3002		
R94	330-3002		
R95	330-3002		
R96	330-3002		
R97	330-3002		
R98	330-3002		
R99	330-3002		
R100	330-3002		

COMPONENT	VAL. PT. AM	WVC	WAW
L1,2,3	374-0046		
L4,5	374-0046		
L6	374-0074		
L7	374-0074		
L8	374-0046		
L9	374-0046		


COMPONENT	VAL. PT. AM	WVC	WAW
C1	330-3010		
C2	330-3010		
C3	330-3010		
C4	330-3010		
C5	330-3010		
C6	330-3010		
C7	330-3010		
C8	330-3010		
C9	330-3010		
C10	330-3010		
C11	330-3010		
C12	330-3010		
C13	330-3010		
C14	330-3010		
C15	330-3010		
C16	330-3010		
C17	330-3010		
C18	330-3010		
C19	330-3010		
C20	330-3010		
C21	330-3010		
C22	330-3010		
C23	330-3010		
C24	330-3010		
C25	330-3010		
C26	330-3010		
C27	330-3010		
C28	330-3010		
C29	330-3010		
C30	330-3010		
C31	330-3010		
C32	330-3010		
C33	330-3010		
C34	330-3010		
C35	330-3010		
C36	330-3010		
C37	330-3010		
C38	330-3010		
C39	330-3010		
C40	330-3010		
C41	330-3010		
C42	330-3010		
C43	330-3010		
C44	330-3010		
C45	330-3010		
C46	330-3010		
C47	330-3010		
C48	330-3010		
C49	330-3010		
C50	330-3010		

COMPONENT	VAL. PT. AM	WVC	WAW
D1	389-0026		
D2	389-0026		
D3	389-0026		
D4	389-0026		

NOTE: ALL COMPONENTS DESIGNATED (M) ARE NOT LOADED.

REV. DATE	REVISION	DESCRIPTION	BY	DATE	APPROVED BY	DATE
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						


REV. DATE	REVISION	DESCRIPTION	BY	DATE	APPROVED BY	DATE
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						



760  
800  
820  
840  
860  
880  
900  
920  
940  
960  
980  
1000  
1020  
1040  
1060  
1080  
1100  
1120  
1140  
1160  
1180  
1200  
1220  
1240  
1260  
1280  
1300  
1320  
1340  
1360  
1380  
1400  
1420  
1440  
1460  
1480  
1500  
1520  
1540  
1560  
1580  
1600  
1620  
1640  
1660  
1680  
1700  
1720  
1740  
1760  
1780  
1800  
1820  
1840  
1860  
1880  
1900  
1920  
1940  
1960  
1980  
2000




REF. MARKING	QTY.	DESCRIPTION	VAL.
100	1	RES 1000 OHMS 1/4W	1000
101	1	RES 500 OHMS 1/4W	500
102	1	RES 250 OHMS 1/4W	250
103	1	RES 100 OHMS 1/4W	100
104	1	RES 50 OHMS 1/4W	50
105	1	RES 25 OHMS 1/4W	25
106	1	RES 10 OHMS 1/4W	10
107	1	RES 5 OHMS 1/4W	5
108	1	RES 2 OHMS 1/4W	2
109	1	RES 1 OHM 1/4W	1
110	1	RES 0.5 OHM 1/4W	0.5
111	1	RES 0.25 OHM 1/4W	0.25
112	1	RES 0.1 OHM 1/4W	0.1
113	1	RES 0.05 OHM 1/4W	0.05
114	1	RES 0.01 OHM 1/4W	0.01
115	1	RES 0.005 OHM 1/4W	0.005
116	1	RES 0.001 OHM 1/4W	0.001
117	1	RES 0.0005 OHM 1/4W	0.0005
118	1	RES 0.0001 OHM 1/4W	0.0001
119	1	RES 0.00005 OHM 1/4W	0.00005
120	1	RES 0.00001 OHM 1/4W	0.00001
121	1	RES 100 OHMS 1/2W	100
122	1	RES 500 OHMS 1/2W	500
123	1	RES 1000 OHMS 1/2W	1000
124	1	RES 5000 OHMS 1/2W	5000
125	1	RES 10000 OHMS 1/2W	10000
126	1	RES 20000 OHMS 1/2W	20000
127	1	RES 50000 OHMS 1/2W	50000
128	1	RES 100000 OHMS 1/2W	100000
129	1	RES 200000 OHMS 1/2W	200000
130	1	RES 500000 OHMS 1/2W	500000
131	1	RES 1000000 OHMS 1/2W	1000000
132	1	RES 1000 OHMS 1W	1000
133	1	RES 500 OHMS 1W	500
134	1	RES 250 OHMS 1W	250
135	1	RES 100 OHMS 1W	100
136	1	RES 50 OHMS 1W	50
137	1	RES 25 OHMS 1W	25
138	1	RES 10 OHMS 1W	10
139	1	RES 5 OHMS 1W	5
140	1	RES 2 OHMS 1W	2
141	1	RES 1 OHM 1W	1
142	1	RES 0.5 OHM 1W	0.5
143	1	RES 0.25 OHM 1W	0.25
144	1	RES 0.1 OHM 1W	0.1
145	1	RES 0.05 OHM 1W	0.05
146	1	RES 0.01 OHM 1W	0.01
147	1	RES 0.005 OHM 1W	0.005
148	1	RES 0.001 OHM 1W	0.001
149	1	RES 0.0005 OHM 1W	0.0005
150	1	RES 0.0001 OHM 1W	0.0001

COMPONENT	REL. QUANTITY
RES 1000 OHMS	1000
RES 500 OHMS	500
RES 250 OHMS	250
RES 100 OHMS	100
RES 50 OHMS	50
RES 25 OHMS	25
RES 10 OHMS	10
RES 5 OHMS	5
RES 2 OHMS	2
RES 1 OHM	1
RES 0.5 OHM	0.5
RES 0.25 OHM	0.25
RES 0.1 OHM	0.1
RES 0.05 OHM	0.05
RES 0.01 OHM	0.01
RES 0.005 OHM	0.005
RES 0.001 OHM	0.001
RES 0.0005 OHM	0.0005
RES 0.0001 OHM	0.0001
RES 0.00005 OHM	0.00005
RES 0.00001 OHM	0.00001




<b>WANG</b>	Model No. 2400	Serial No. 6798
	Part No. 6798	Rev. 4
	Manufactured at	Manufactured in
Customer No.	Contract No.	Drawn By
Checked By	Approved By	Checked By
Checked By	Approved By	Checked By






COMPANY	WANG
ADDRESS	310 - 6011
CITY	NEW YORK
STATE	NEW YORK
ZIP CODE	10017
PHONE	212-512-6011
FAX	212-512-6011
TELETYPE	212-512-6011
TELEX	212-512-6011
INTERNET	212-512-6011



DATE	01/15/74
TIME	10:30 AM
BY	J. J. JONES
FOR	WANG
PROJECT	7498
REVISION	1
APPROVED	
WANG	
7498	
01/15/74	
10:30 AM	
J. J. JONES	

11  
 10  
 9  
 8  
 7  
 6  
 5  
 4  
 3  
 2  
 1



**ECN**  
 REV. 0000012001

QTY	ITEM	WANG PART NO.	DESCRIPTION
1	1	410-0114	TRANSFORMER
2	2	420-1005	POWER CORD ROTOMARK
1	3	505-0015	SLEEVE #3 TUBING 9" LONG
1	4	505-0015	SLEEVE #3 TUBING 30" LONG
1	5	605-0012	SLEEVE #3 TUBING 3" LONG
2	6	605-0018A	FASTON TERM. REP.
2	7	605-0018	FASTON TERM. YELLOW
1	8	665-0018	RING LUG YELLOW
1	9	665-0018	TURNING INSTRUMENT
9	9	665-0018	CABLE TIE
1	9	665-0018	TURNING INSTRUMENT

BY	DATE	APPROVED BY	DATE
...	...	...	...

FORM NO.	REV.	DATE	DESCRIPTION
...	...	...	...


  

ECN	270-3015	6982-125
REV.	D	3

QTY	ITEM	DESCRIPTION	REVISION
...	...	...	...


C 6582-341		14-282	
REV	DATE	BY	DESCRIPTION
1	270-3120	C	4482-341
WANG		LABORATORIES, INC.	
MODEL NO. 2200 MATH		E. C. CONTROL	
TITLE TRANSFORMER HARNESS 50 M <sub>2</sub>		MATERIALS	
BY		DATE	
DATE		DATE	
APPROVED BY		DATE	
DESCRIPTION		DATE	
658-0078 3 1 RING LOG		1	
658-0078 2 2 FASTON		2	
658-0131 1 1 TRANSFORMER		1	
C 5068-131		C 5068-131	
RBD		RBD	
RWD YELLOW		RWD YELLOW	



NOTE:  
 1. WIRES AND SPECIFIED LEADS AS IS.  
 2. OVERALL TOL ± 1/16"

THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. IT IS LOANED TO YOU FOR YOUR INFORMATION AND USE ONLY. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF WANG LABORATORIES, INC. THE COMPANY ASSUMES NO LIABILITY FOR ANY DAMAGE TO PERSONS OR PROPERTY ARISING FROM THE USE OF THIS DRAWING.






LOZ	WIRE COLOR & LENGTH	END 54"	END 78"
1	ORANGE 18 1/2"	54T 1/2"	54T 1/2"
2	ORANGE 18 1/2"	54T 1/2"	54T 1/2"
3	ORANGE 18 1/2"	54T 1/2"	54T 1/2"
4	RED 18 1/2"	54T 1/2"	54T 1/2"
5	RED 18 1/2"	54T 1/2"	54T 1/2"
6	RED 18 1/2"	54T 1/2"	54T 1/2"
7	ORANGE 18 1/2"	54T 1/2"	54T 1/2"
8	ORANGE 18 1/2"	54T 1/2"	54T 1/2"
9	YELLOW 18 1/2"	54T 1/2"	54T 1/2"
10	YELLOW 18 1/2"	54T 1/2"	54T 1/2"

WIRE	YELLOW
600-7004	AK WIRE
600-7130	AK WIRE
600-6103	AK WIRE
600-6002	AK WIRE
600-6003	AK WIRE
600-6055R	AK WIRE
605-1005	AK WIRE
605-1008	AK WIRE
605-1009	AK WIRE
605-1010	AK WIRE
605-1011	AK WIRE
605-1012	AK WIRE
605-1013	AK WIRE
605-1014	AK WIRE
605-1015	AK WIRE
605-1016	AK WIRE
605-1017	AK WIRE
605-1018	AK WIRE
605-1019	AK WIRE
605-1020	AK WIRE
605-1021	AK WIRE
605-1022	AK WIRE
605-1023	AK WIRE
605-1024	AK WIRE
605-1025	AK WIRE
605-1026	AK WIRE
605-1027	AK WIRE
605-1028	AK WIRE
605-1029	AK WIRE
605-1030	AK WIRE
605-1031	AK WIRE
605-1032	AK WIRE
605-1033	AK WIRE
605-1034	AK WIRE
605-1035	AK WIRE
605-1036	AK WIRE
605-1037	AK WIRE
605-1038	AK WIRE
605-1039	AK WIRE
605-1040	AK WIRE
605-1041	AK WIRE
605-1042	AK WIRE
605-1043	AK WIRE
605-1044	AK WIRE
605-1045	AK WIRE
605-1046	AK WIRE
605-1047	AK WIRE
605-1048	AK WIRE
605-1049	AK WIRE
605-1050	AK WIRE
605-1051	AK WIRE
605-1052	AK WIRE
605-1053	AK WIRE
605-1054	AK WIRE
605-1055	AK WIRE
605-1056	AK WIRE
605-1057	AK WIRE
605-1058	AK WIRE
605-1059	AK WIRE
605-1060	AK WIRE
605-1061	AK WIRE
605-1062	AK WIRE
605-1063	AK WIRE
605-1064	AK WIRE
605-1065	AK WIRE
605-1066	AK WIRE
605-1067	AK WIRE
605-1068	AK WIRE
605-1069	AK WIRE
605-1070	AK WIRE
605-1071	AK WIRE
605-1072	AK WIRE
605-1073	AK WIRE
605-1074	AK WIRE
605-1075	AK WIRE
605-1076	AK WIRE
605-1077	AK WIRE
605-1078	AK WIRE
605-1079	AK WIRE
605-1080	AK WIRE
605-1081	AK WIRE
605-1082	AK WIRE
605-1083	AK WIRE
605-1084	AK WIRE
605-1085	AK WIRE
605-1086	AK WIRE
605-1087	AK WIRE
605-1088	AK WIRE
605-1089	AK WIRE
605-1090	AK WIRE
605-1091	AK WIRE
605-1092	AK WIRE
605-1093	AK WIRE
605-1094	AK WIRE
605-1095	AK WIRE
605-1096	AK WIRE
605-1097	AK WIRE
605-1098	AK WIRE
605-1099	AK WIRE
605-1100	AK WIRE

WANG  
 MODEL NO. 2200  
 MADE IN U.S.A.  
 2200 MIPA  
 HEATSINK HARNESS  
 370-3121 D 4402-378 C



NO.	DESCRIPTION	QTY	UNIT	REMARKS
1	...	...	...	...
2	...	...	...	...
3	...	...	...	...
4	...	...	...	...
5	...	...	...	...
6	...	...	...	...
7	...	...	...	...
8	...	...	...	...
9	...	...	...	...
10	...	...	...	...
11	...	...	...	...
12	...	...	...	...
13	...	...	...	...
14	...	...	...	...
15	...	...	...	...
16	...	...	...	...
17	...	...	...	...
18	...	...	...	...
19	...	...	...	...
20	...	...	...	...


<b>WANG</b>	
PROJECT NO.	...
DATE	...
DESIGNED BY	...
CHECKED BY	...
APPROVED BY	...
SCALE	...
REVISIONS	...







THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES. IT IS TO BE USED ONLY FOR THE PURPOSES AND ON EQUIPMENT SPECIFICALLY IDENTIFIED IN THIS DRAWING. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF WANG LABORATORIES, INC.



COMPONENTS	QTY	WANG PART NO.	DESCRIPTION
C7	1	300-1956	100K 1/2W
C8,12	2	300-1960	100K 1/2W
C9	1	300-1960	100K 1/2W
C10	1	300-1960	100K 1/2W
C11	1	300-1960	100K 1/2W
C13	1	300-1960	100K 1/2W
C14	1	300-1960	100K 1/2W
D1,2,3,4	4	300-1960	100K 1/2W
D5	1	300-1960	100K 1/2W
D6	1	300-1960	100K 1/2W
D7,8,9,10,11,12	12	300-1960	100K 1/2W
D13	1	300-1960	100K 1/2W
D14	1	300-1960	100K 1/2W
D15	1	300-1960	100K 1/2W
D16	1	300-1960	100K 1/2W
D17	1	300-1960	100K 1/2W
D18	1	300-1960	100K 1/2W
D19	1	300-1960	100K 1/2W
D20	1	300-1960	100K 1/2W
D21	1	300-1960	100K 1/2W
D22	1	300-1960	100K 1/2W
D23	1	300-1960	100K 1/2W
D24	1	300-1960	100K 1/2W
D25	1	300-1960	100K 1/2W
D26	1	300-1960	100K 1/2W
D27	1	300-1960	100K 1/2W
D28	1	300-1960	100K 1/2W

COMPONENT	WANG PART NO.	DESCRIPTION
R20	314-0033	100K 1/2W
R21	314-0033	100K 1/2W
R22	314-0033	100K 1/2W
R23	314-0033	100K 1/2W
R24	314-0033	100K 1/2W
R25	314-0033	100K 1/2W
R26	314-0033	100K 1/2W
R27	314-0033	100K 1/2W
R28	314-0033	100K 1/2W

LOCATION	WANG PART NO.	DESCRIPTION
L1,2	376-0066	100K 1/2W
L3,4	376-0066	100K 1/2W
L5	376-0066	100K 1/2W
L6	376-0066	100K 1/2W

VARIATION CHART		A, B	
QTY	DESCRIPTION	IN	OUT
7156-1	375-1035	IN	IN
7156-2	375-1035	OUT	OUT
7156-3	375-1035	OUT	OUT

NOTE: FOR USE WITH WANG MONITOR, REFER TO WANG DRAWING 7156-R3.

QTY	WANG PART NO.	DESCRIPTION	DATE	APPROVED BY	REV
1	7156-R3	7156-R3	11-17-77	J. J. ...	1
1	7156-R2	7156-R2	11-17-77	J. J. ...	1
1	7156-R1	7156-R1	11-17-77	J. J. ...	1
1	7156-R0	7156-R0	11-17-77	J. J. ...	1

WANG LABORATORIES, INC. 220 WEST 42ND STREET, NEW YORK, N.Y. 10018

REVISIONS:


NO.	DATE	DESCRIPTION
1	11-17-77	INITIAL DESIGN
2	11-17-77	REVISED FOR MANUFACTURING
3	11-17-77	REVISED FOR MANUFACTURING
4	11-17-77	REVISED FOR MANUFACTURING
5	11-17-77	REVISED FOR MANUFACTURING
6	11-17-77	REVISED FOR MANUFACTURING

7156-R3

7156-R2




7156-R1

7156-R0










DESCRIPTION	NO.	QTY	UNIT	PRICE	TOTAL
1.00	1	1	sq. ft.	1.00	1.00
1.01	1	1	sq. ft.	1.00	1.00
1.02	1	1	sq. ft.	1.00	1.00
1.03	1	1	sq. ft.	1.00	1.00
1.04	1	1	sq. ft.	1.00	1.00
1.05	1	1	sq. ft.	1.00	1.00
1.06	1	1	sq. ft.	1.00	1.00
1.07	1	1	sq. ft.	1.00	1.00
1.08	1	1	sq. ft.	1.00	1.00
1.09	1	1	sq. ft.	1.00	1.00
1.10	1	1	sq. ft.	1.00	1.00
1.11	1	1	sq. ft.	1.00	1.00
1.12	1	1	sq. ft.	1.00	1.00
1.13	1	1	sq. ft.	1.00	1.00
1.14	1	1	sq. ft.	1.00	1.00
1.15	1	1	sq. ft.	1.00	1.00
1.16	1	1	sq. ft.	1.00	1.00
1.17	1	1	sq. ft.	1.00	1.00
1.18	1	1	sq. ft.	1.00	1.00
1.19	1	1	sq. ft.	1.00	1.00
1.20	1	1	sq. ft.	1.00	1.00

NO.	QTY	UNIT	PRICE	TOTAL
1.00	1	sq. ft.	1.00	1.00
1.01	1	sq. ft.	1.00	1.00
1.02	1	sq. ft.	1.00	1.00
1.03	1	sq. ft.	1.00	1.00
1.04	1	sq. ft.	1.00	1.00
1.05	1	sq. ft.	1.00	1.00
1.06	1	sq. ft.	1.00	1.00
1.07	1	sq. ft.	1.00	1.00
1.08	1	sq. ft.	1.00	1.00
1.09	1	sq. ft.	1.00	1.00
1.10	1	sq. ft.	1.00	1.00
1.11	1	sq. ft.	1.00	1.00
1.12	1	sq. ft.	1.00	1.00
1.13	1	sq. ft.	1.00	1.00
1.14	1	sq. ft.	1.00	1.00
1.15	1	sq. ft.	1.00	1.00
1.16	1	sq. ft.	1.00	1.00
1.17	1	sq. ft.	1.00	1.00
1.18	1	sq. ft.	1.00	1.00
1.19	1	sq. ft.	1.00	1.00
1.20	1	sq. ft.	1.00	1.00

NO.	QTY	UNIT	PRICE	TOTAL
1.00	1	sq. ft.	1.00	1.00
1.01	1	sq. ft.	1.00	1.00
1.02	1	sq. ft.	1.00	1.00
1.03	1	sq. ft.	1.00	1.00
1.04	1	sq. ft.	1.00	1.00
1.05	1	sq. ft.	1.00	1.00
1.06	1	sq. ft.	1.00	1.00
1.07	1	sq. ft.	1.00	1.00
1.08	1	sq. ft.	1.00	1.00
1.09	1	sq. ft.	1.00	1.00
1.10	1	sq. ft.	1.00	1.00
1.11	1	sq. ft.	1.00	1.00
1.12	1	sq. ft.	1.00	1.00
1.13	1	sq. ft.	1.00	1.00
1.14	1	sq. ft.	1.00	1.00
1.15	1	sq. ft.	1.00	1.00
1.16	1	sq. ft.	1.00	1.00
1.17	1	sq. ft.	1.00	1.00
1.18	1	sq. ft.	1.00	1.00
1.19	1	sq. ft.	1.00	1.00
1.20	1	sq. ft.	1.00	1.00

NO.	QTY	UNIT	PRICE	TOTAL
1.00	1	sq. ft.	1.00	1.00
1.01	1	sq. ft.	1.00	1.00
1.02	1	sq. ft.	1.00	1.00
1.03	1	sq. ft.	1.00	1.00
1.04	1	sq. ft.	1.00	1.00
1.05	1	sq. ft.	1.00	1.00
1.06	1	sq. ft.	1.00	1.00
1.07	1	sq. ft.	1.00	1.00
1.08	1	sq. ft.	1.00	1.00
1.09	1	sq. ft.	1.00	1.00
1.10	1	sq. ft.	1.00	1.00
1.11	1	sq. ft.	1.00	1.00
1.12	1	sq. ft.	1.00	1.00
1.13	1	sq. ft.	1.00	1.00
1.14	1	sq. ft.	1.00	1.00
1.15	1	sq. ft.	1.00	1.00
1.16	1	sq. ft.	1.00	1.00
1.17	1	sq. ft.	1.00	1.00
1.18	1	sq. ft.	1.00	1.00
1.19	1	sq. ft.	1.00	1.00
1.20	1	sq. ft.	1.00	1.00



**WANG**

ARCHITECTS


1234 5th Ave. N.W.

MINNEAPOLIS, MINN.

PHONE 333-2233

TELETYPE TERMINAL


7292



COMPONENT	W.L. PART NO.	QTY
CONNECTOR	350-0021	5
CONNECTOR	350-0037	2
CONNECTOR	350-0039	2
J1	350-7038	1
J2	350-1031	1
J3	220-3014	1
J4	654-1194	1
J5	654-1195	1
J3 J.C. 0400	374-5017	1

DATE	BY	DATE	APPROVED BY	DATE
10/11/73	J.A.	10/11/73	[Signature]	10/11/73
DATE	BY	DATE	APPROVED BY	DATE
10/11/73	J.A.	10/11/73	[Signature]	10/11/73
<b>WANG</b> LABORATORIES, INC. 2226 171 TOWN STREET BOSTON, MASSACHUSETTS 02114 TEL: 617-552-1000 FAX: 617-552-1001				
REV	DATE	BY	DESCRIPTION	
1	10/11/73	J.A.	INITIAL DRAWING	
2	10/11/73	J.A.	REVISED DRAWING	
3	10/11/73	J.A.	REVISED DRAWING	
4	10/11/73	J.A.	REVISED DRAWING	
5	10/11/73	J.A.	REVISED DRAWING	
6	10/11/73	J.A.	REVISED DRAWING	
7	10/11/73	J.A.	REVISED DRAWING	
8	10/11/73	J.A.	REVISED DRAWING	
9	10/11/73	J.A.	REVISED DRAWING	
10	10/11/73	J.A.	REVISED DRAWING	
11	10/11/73	J.A.	REVISED DRAWING	

THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. IT IS TO BE USED ONLY FOR THE PROJECT AND FOR THE PURPOSES SPECIFIED THEREIN. IT IS NOT TO BE COPIED, REPRODUCED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF WANG LABORATORIES, INC.



THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. AND IS CONFIDENTIAL. IT IS TO BE KEPT AS SUCH AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. AND IS TO BE KEPT AS SUCH AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

COMP. MFG. PARTS

COMP.	MFG. PART NO.
C1, C2, C3, C4, C5, C6, C7, C8, C9, C10	100-1000
R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24	100-1000
D1, D2, D3	100-1000
IC1, IC2, IC3	100-1000
7256, 7BA950	100-1000


VARIATION CHART

MODEL	DATE	APPROVED BY
7256	11/72	[Signature]
7256-1	11/72	[Signature]
7256-2	11/72	[Signature]
7256-3	11/72	[Signature]
7256-4	11/72	[Signature]
7256-5	11/72	[Signature]
7256-6	11/72	[Signature]
7256-7	11/72	[Signature]
7256-8	11/72	[Signature]
7256-9	11/72	[Signature]
7256-10	11/72	[Signature]

WANG



DATE	11/72
BY	[Signature]
APPROVED BY	[Signature]
DESIGNED BY	[Signature]
DRAWN BY	[Signature]
CHECKED BY	[Signature]
TESTED BY	[Signature]
REVISIONS	[Table]
TITLE	ELECTRONICS FOR 7256 MONITOR
WANG CHART NO.	7256
REV.	91

NOTES:  
1. THIS IS A PRELIMINARY DRAWING FOR YOUR REFERENCE.  
2. THE FINAL DRAWING WILL BE SUBMITTED TO YOU FOR APPROVAL.  
3. ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED.





THE INFORMATION CONTAINED IN THIS DOCUMENT IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF WANG COMMERCIAL INTERNATIONAL, INC. AND IS LOANED TO YOUR AGENCY. IT IS TO BE CONTROLLED, REPRODUCED, AND DISSEMINATED ONLY IN ACCORDANCE WITH THE POLICY AND PROCEDURES OF WANG COMMERCIAL INTERNATIONAL, INC. THIS DOCUMENT IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF WANG COMMERCIAL INTERNATIONAL, INC. AND IS LOANED TO YOUR AGENCY. IT IS TO BE CONTROLLED, REPRODUCED, AND DISSEMINATED ONLY IN ACCORDANCE WITH THE POLICY AND PROCEDURES OF WANG COMMERCIAL INTERNATIONAL, INC.




LOCATION	W. L. PART NO. QND. PIN
L1	376-0066 5

COMPONENT	W. L. PART NO.
R1	330-1056
R2	334-0017
R3	330-3622
R4	336-1014
R5	330-3233
C1	300-50C6
C2	300-4022
D1, D2	380-3008
SW 1	325-2112
FUSE HOLDER	340-1006
FUSE	360-0006
C3	360-3078
V1	380-5001
Q1 SOCKET	375-9022
Q2	375-1026


DATE: 11-27-77  
 BY: [Signature]  
 CHECKED: [Signature]  
 DATE: 11-27-77  
 APPROVED BY: [Signature]  
 DATE: 11-27-77  
 TITLE: REGULATOR  
 PART NO.: 210-7455 D  
 QND. PIN: 7455 4  
 WANG COMMERCIAL INTERNATIONAL, INC.  
 WANG BUILDING  
 2800 BAYVIEW AVENUE  
 BOSTON, MASSACHUSETTS 02215  
 U.S.A.  
 WANG COMMERCIAL INTERNATIONAL, INC.  
 WANG BUILDING  
 2800 BAYVIEW AVENUE  
 BOSTON, MASSACHUSETTS 02215  
 U.S.A.  
 WANG COMMERCIAL INTERNATIONAL, INC.  
 WANG BUILDING  
 2800 BAYVIEW AVENUE  
 BOSTON, MASSACHUSETTS 02215  
 U.S.A.





WANG. W. NO.	KEY	KEY CODE	KEY CODE
0-49	ESC	112	225
5-49	ESC	112	225
6-49	ESC	112	225
7-49	ESC	112	225
8-49	ESC	112	225
9-49	ESC	112	225
10-49	ESC	112	225
11-49	ESC	112	225
12-49	ESC	112	225
13-49	ESC	112	225
14-49	ESC	112	225
15-49	ESC	112	225
16-49	ESC	112	225
17-49	ESC	112	225
18-49	ESC	112	225
19-49	ESC	112	225
20-49	ESC	112	225
21-49	ESC	112	225
22-49	ESC	112	225
23-49	ESC	112	225
24-49	ESC	112	225
25-49	ESC	112	225
26-49	ESC	112	225
27-49	ESC	112	225
28-49	ESC	112	225
29-49	ESC	112	225
30-49	ESC	112	225
31-49	ESC	112	225
32-49	ESC	112	225
33-49	ESC	112	225
34-49	ESC	112	225
35-49	ESC	112	225
36-49	ESC	112	225
37-49	ESC	112	225
38-49	ESC	112	225
39-49	ESC	112	225
40-49	ESC	112	225
41-49	ESC	112	225
42-49	ESC	112	225
43-49	ESC	112	225
44-49	ESC	112	225
45-49	ESC	112	225
46-49	ESC	112	225
47-49	ESC	112	225
48-49	ESC	112	225
49-49	ESC	112	225

<b>WANG</b>		DATE	APPROVED BY
PARTIAL		DATE	DATE
SEE CHART		W. S. KEYBOARD	
210-7229		D 7229	



SEE PL 6621-090

REV.	ITEM	WANG PART NO.	DESCRIPTION	DATE	APPROVED BY
1	GEN PART DNR # 472			10/11/50	
2	GEN PART DNR # 472			10/11/50	
3	GEN PART DNR # 472			10/11/50	
4	GEN PART DNR # 472			10/11/50	
5	GEN PART DNR # 472			10/11/50	
6	GEN PART DNR # 472			10/11/50	
7	GEN PART DNR # 472			10/11/50	
8	GEN PART DNR # 472			10/11/50	
9	GEN PART DNR # 472			10/11/50	
10	GEN PART DNR # 472			10/11/50	
11	GEN PART DNR # 472			10/11/50	


BY	DATE	APPROVED BY
WANG	10/11/50	

WANG PART NO.	DESCRIPTION
2229	KEYBOARD BEARING PLATE ASSY

REV.	DATE	BY
1	10/11/50	




NOTES


1. TAPES FROM POWER INDICATED TO CHECK WITH A WIDE-BAND OSCILLOSCOPE. CONTROL IN NORMAL OPERATING POSITION.
2. OSCILLOSCOPE CHECKS MADE BY INDICATED TO CHECK WITH A WIDE-BAND OSCILLOSCOPE. CONTROL IN NORMAL OPERATING POSITION.
3. CHECK WITH AN AUDIO SIGNAL, CONTROL & BROADCAST, CONTROL AT ALL OTHERS.
4. CAPACITIVE VALUES SHOWN ON SCHEMATIC IN ALL OTHERS.

REVISIONS ARE 1000

COMPLETE REVISION OF CAPACITORS, REFER TO PARTS LIST.

OPEN CIRCUIT AT THIS POINT ON EXTERNAL SYSTEMS





REMEMBER... REPLACING THE PANEL IS A QUICK & EFFECTIVE WAY TO REPAIR A DISPLAY OR ISOLATE THE DEFECTIVE CIRCUITRY. (TYPICAL DISPLAY SHOWN) FEATURED ON MOST MODELS!

PICTORIAL SCHEMATIC DIAGRAM SHOWING RELATION BETWEEN COMPONENTS LOCATED ON THE PANEL AND ON THE DISPLAY (TYPICAL DISPLAY SHOWN)

HIGH VOLTAGE REGULATOR INPUT (SOME MODELS)


COMPOSITE VIDEO INPUT

MOTOROLA DISPLAY INTERCONNECTION DIAGRAM

BEFORE THE AS SHOWN  
DO NOT INSTALL

REV.	DATE	BY	DESCRIPTION
1	10/25/53	...	...

### SCHEMATIC









1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----








REV.	DATE	DESCRIPTION	MATERIAL	BY	APPROVED BY	DATE
1	11/15/66	SCHEMATIC LOGS 6561	WANG	WANG	WANG	11/15/66
2	11/15/66	WANG	WANG	WANG	WANG	11/15/66
3	11/15/66	WANG	WANG	WANG	WANG	11/15/66
4	11/15/66	WANG	WANG	WANG	WANG	11/15/66
5	11/15/66	WANG	WANG	WANG	WANG	11/15/66
6	11/15/66	WANG	WANG	WANG	WANG	11/15/66
7	11/15/66	WANG	WANG	WANG	WANG	11/15/66
8	11/15/66	WANG	WANG	WANG	WANG	11/15/66
9	11/15/66	WANG	WANG	WANG	WANG	11/15/66
10	11/15/66	WANG	WANG	WANG	WANG	11/15/66
11	11/15/66	WANG	WANG	WANG	WANG	11/15/66



REV.	DATE	DESCRIPTION	MATERIAL	BY	APPROVED BY	DATE
1	11/15/66	SCHEMATIC LOGS 6561	WANG	WANG	WANG	11/15/66
2	11/15/66	WANG	WANG	WANG	WANG	11/15/66
3	11/15/66	WANG	WANG	WANG	WANG	11/15/66
4	11/15/66	WANG	WANG	WANG	WANG	11/15/66
5	11/15/66	WANG	WANG	WANG	WANG	11/15/66
6	11/15/66	WANG	WANG	WANG	WANG	11/15/66
7	11/15/66	WANG	WANG	WANG	WANG	11/15/66
8	11/15/66	WANG	WANG	WANG	WANG	11/15/66
9	11/15/66	WANG	WANG	WANG	WANG	11/15/66
10	11/15/66	WANG	WANG	WANG	WANG	11/15/66
11	11/15/66	WANG	WANG	WANG	WANG	11/15/66





CONNECTOR	TYPE	NUMBER
1	TYPE 1	1
2	TYPE 2	2
3	TYPE 3	3
4	TYPE 4	4



LOCATION	W. L. PART NO.	QTY.	REVISION
1.0	318-0124	1	0
1.1	318-0124	1	0
1.2	318-0124	1	0
1.3	318-0124	1	0
1.4	318-0124	1	0
1.5	318-0124	1	0
1.6	318-0124	1	0
1.7	318-0124	1	0
1.8	318-0124	1	0
1.9	318-0124	1	0
1.10	318-0124	1	0
1.11	318-0124	1	0
1.12	318-0124	1	0
1.13	318-0124	1	0
1.14	318-0124	1	0
1.15	318-0124	1	0
1.16	318-0124	1	0
1.17	318-0124	1	0
1.18	318-0124	1	0
1.19	318-0124	1	0
1.20	318-0124	1	0

COMPONENT	W. L. PART NO.	QTY.	REVISION
R1	318-0124	1	0
R2	318-0124	1	0
R3	318-0124	1	0
R4	318-0124	1	0
R5	318-0124	1	0
R6	318-0124	1	0
R7	318-0124	1	0
R8	318-0124	1	0
R9	318-0124	1	0
R10	318-0124	1	0
R11	318-0124	1	0
R12	318-0124	1	0
R13	318-0124	1	0
R14	318-0124	1	0
R15	318-0124	1	0
R16	318-0124	1	0
R17	318-0124	1	0
R18	318-0124	1	0
R19	318-0124	1	0
R20	318-0124	1	0
R21	318-0124	1	0
R22	318-0124	1	0
R23	318-0124	1	0
R24	318-0124	1	0
R25	318-0124	1	0
R26	318-0124	1	0
R27	318-0124	1	0
R28	318-0124	1	0
R29	318-0124	1	0
R30	318-0124	1	0
R31	318-0124	1	0
R32	318-0124	1	0
R33	318-0124	1	0
R34	318-0124	1	0
R35	318-0124	1	0
R36	318-0124	1	0
R37	318-0124	1	0
R38	318-0124	1	0
R39	318-0124	1	0
R40	318-0124	1	0
R41	318-0124	1	0
R42	318-0124	1	0
R43	318-0124	1	0
R44	318-0124	1	0
R45	318-0124	1	0
R46	318-0124	1	0
R47	318-0124	1	0
R48	318-0124	1	0
R49	318-0124	1	0
R50	318-0124	1	0
R51	318-0124	1	0
R52	318-0124	1	0
R53	318-0124	1	0
R54	318-0124	1	0
R55	318-0124	1	0
R56	318-0124	1	0
R57	318-0124	1	0
R58	318-0124	1	0
R59	318-0124	1	0
R60	318-0124	1	0
R61	318-0124	1	0
R62	318-0124	1	0
R63	318-0124	1	0
R64	318-0124	1	0
R65	318-0124	1	0
R66	318-0124	1	0
R67	318-0124	1	0
R68	318-0124	1	0
R69	318-0124	1	0
R70	318-0124	1	0
R71	318-0124	1	0
R72	318-0124	1	0
R73	318-0124	1	0
R74	318-0124	1	0
R75	318-0124	1	0
R76	318-0124	1	0
R77	318-0124	1	0
R78	318-0124	1	0
R79	318-0124	1	0
R80	318-0124	1	0
R81	318-0124	1	0
R82	318-0124	1	0
R83	318-0124	1	0
R84	318-0124	1	0
R85	318-0124	1	0
R86	318-0124	1	0
R87	318-0124	1	0
R88	318-0124	1	0
R89	318-0124	1	0
R90	318-0124	1	0
R91	318-0124	1	0
R92	318-0124	1	0
R93	318-0124	1	0
R94	318-0124	1	0
R95	318-0124	1	0
R96	318-0124	1	0
R97	318-0124	1	0
R98	318-0124	1	0
R99	318-0124	1	0
R100	318-0124	1	0



WANG

Model 6730

Serial No. 22276

Part No. 6730-01

Wang Laboratories, Inc.

603 Main Street

Boston, Massachusetts 02111

U.S.A.

1. ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED.

2. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

3. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

4. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

5. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.


6. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

7. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.



8. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

9. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

10. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.



NOTE: \* FOR 6786-1 AND 6786-2, SEE 6786-1 AND 6786-2 FOR WIRE CONNECTIONS.



LOCATION	RELAY NO.	TEST POINT
1	311-0001	1
2	311-0002	2
3	311-0003	3
4	311-0004	4
5	311-0005	5
6	311-0006	6
7	311-0007	7
8	311-0008	8
9	311-0009	9
10	311-0010	10
11	311-0011	11
12	311-0012	12
13	311-0013	13
14	311-0014	14
15	311-0015	15
16	311-0016	16
17	311-0017	17
18	311-0018	18
19	311-0019	19
20	311-0020	20

COMPONENT	REL. PART. NO.
311-1	311-1102
311-2	311-1103
311-3	311-1104
311-4	311-1105
311-5	311-1106
311-6	311-1107
311-7	311-1108
311-8	311-1109
311-9	311-1110
311-10	311-1111
311-11	311-1112
311-12	311-1113
311-13	311-1114
311-14	311-1115
311-15	311-1116
311-16	311-1117
311-17	311-1118
311-18	311-1119
311-19	311-1120
311-20	311-1121
311-21	311-1122
311-22	311-1123
311-23	311-1124
311-24	311-1125
311-25	311-1126
311-26	311-1127
311-27	311-1128
311-28	311-1129
311-29	311-1130
311-30	311-1131
311-31	311-1132
311-32	311-1133
311-33	311-1134
311-34	311-1135
311-35	311-1136
311-36	311-1137
311-37	311-1138
311-38	311-1139
311-39	311-1140
311-40	311-1141
311-41	311-1142
311-42	311-1143
311-43	311-1144
311-44	311-1145
311-45	311-1146
311-46	311-1147
311-47	311-1148
311-48	311-1149
311-49	311-1150
311-50	311-1151
311-51	311-1152
311-52	311-1153
311-53	311-1154
311-54	311-1155
311-55	311-1156
311-56	311-1157
311-57	311-1158
311-58	311-1159
311-59	311-1160
311-60	311-1161
311-61	311-1162
311-62	311-1163
311-63	311-1164
311-64	311-1165
311-65	311-1166
311-66	311-1167
311-67	311-1168
311-68	311-1169
311-69	311-1170
311-70	311-1171
311-71	311-1172
311-72	311-1173
311-73	311-1174
311-74	311-1175
311-75	311-1176
311-76	311-1177
311-77	311-1178
311-78	311-1179
311-79	311-1180
311-80	311-1181
311-81	311-1182
311-82	311-1183
311-83	311-1184
311-84	311-1185
311-85	311-1186
311-86	311-1187
311-87	311-1188
311-88	311-1189
311-89	311-1190
311-90	311-1191
311-91	311-1192
311-92	311-1193
311-93	311-1194
311-94	311-1195
311-95	311-1196
311-96	311-1197
311-97	311-1198
311-98	311-1199
311-99	311-1200

TEST POINT	RELAY NO.
1	311-1102
2	311-1103
3	311-1104
4	311-1105
5	311-1106
6	311-1107
7	311-1108
8	311-1109
9	311-1110
10	311-1111
11	311-1112
12	311-1113
13	311-1114
14	311-1115
15	311-1116
16	311-1117
17	311-1118
18	311-1119
19	311-1120
20	311-1121
21	311-1122
22	311-1123
23	311-1124
24	311-1125
25	311-1126
26	311-1127
27	311-1128
28	311-1129
29	311-1130
30	311-1131
31	311-1132
32	311-1133
33	311-1134
34	311-1135
35	311-1136
36	311-1137
37	311-1138
38	311-1139
39	311-1140
40	311-1141
41	311-1142
42	311-1143
43	311-1144
44	311-1145
45	311-1146
46	311-1147
47	311-1148
48	311-1149
49	311-1150
50	311-1151
51	311-1152
52	311-1153
53	311-1154
54	311-1155
55	311-1156
56	311-1157
57	311-1158
58	311-1159
59	311-1160
60	311-1161
61	311-1162
62	311-1163
63	311-1164
64	311-1165
65	311-1166
66	311-1167
67	311-1168
68	311-1169
69	311-1170
70	311-1171
71	311-1172
72	311-1173
73	311-1174
74	311-1175
75	311-1176
76	311-1177
77	311-1178
78	311-1179
79	311-1180
80	311-1181
81	311-1182
82	311-1183
83	311-1184
84	311-1185
85	311-1186
86	311-1187
87	311-1188
88	311-1189
89	311-1190
90	311-1191
91	311-1192
92	311-1193
93	311-1194
94	311-1195
95	311-1196
96	311-1197
97	311-1198
98	311-1199
99	311-1200

**WANG**

Model 6786  
 Serial No. 210-172  
 Date of Manufacture: 6/28/66  
 Name: [Blank]  
 Address: [Blank]  
 City: [Blank]  
 State: [Blank]  
 Zip: [Blank]

6786-12

TEST POINT	RELAY NO.
1	311-1102
2	311-1103
3	311-1104
4	311-1105
5	311-1106
6	311-1107
7	311-1108
8	311-1109
9	311-1110
10	311-1111
11	311-1112
12	311-1113
13	311-1114
14	311-1115
15	311-1116
16	311-1117
17	311-1118
18	311-1119
19	311-1120
20	311-1121
21	311-1122
22	311-1123
23	311-1124
24	311-1125
25	311-1126
26	311-1127
27	311-1128
28	311-1129
29	311-1130
30	311-1131
31	311-1132
32	311-1133
33	311-1134
34	311-1135
35	311-1136
36	311-1137
37	311-1138
38	311-1139
39	311-1140
40	311-1141
41	311-1142
42	311-1143
43	311-1144
44	311-1145
45	311-1146
46	311-1147
47	311-1148
48	311-1149
49	311-1150
50	311-1151
51	311-1152
52	311-1153
53	311-1154
54	311-1155
55	311-1156
56	311-1157
57	311-1158
58	311-1159
59	311-1160
60	311-1161
61	311-1162
62	311-1163
63	311-1164
64	311-1165
65	311-1166
66	311-1167
67	311-1168
68	311-1169
69	311-1170
70	311-1171
71	311-1172
72	311-1173
73	311-1174
74	311-1175
75	311-1176
76	311-1177
77	311-1178
78	311-1179
79	311-1180
80	311-1181
81	311-1182
82	311-1183
83	311-1184
84	311-1185
85	311-1186
86	311-1187
87	311-1188
88	311-1189
89	311-1190
90	311-1191
91	311-1192
92	311-1193
93	311-1194
94	311-1195
95	311-1196
96	311-1197
97	311-1198
98	311-1199
99	311-1200



REVISION



REV.	DESCRIPTION
1	ORIGINAL REV.
2	REVISION
3	REVISION
4	REVISION
5	REVISION
6	REVISION
7	REVISION
8	REVISION
9	REVISION
10	REVISION
11	REVISION

DATE	APPROVED BY	DATE	APPROVED BY
10-15-73	[Signature]	10-15-73	[Signature]
CHK'D BY	DATE	CHK'D BY	DATE
[Signature]	10-15-73	[Signature]	10-15-73
TITLE	ITEM NO.	QUANTITY	REVISION
MAPPER PRINTER CONTROLLER	210-7079	1	D 7079
MATERIAL	WANG	DATE	APPROVED BY
		10-15-73	[Signature]


LOC. LOCATION	W.L. NO.	TERMINAL FOR	TERMINAL FOR
		W.L. NO.	W.L. NO.
L1, 2	376-0104	8	16
L1, 3	376-0104	7	14
L1, 4	376-0066	7	14
L1, 5	376-0066	7	14
L1, 6	376-0066	7	14
L1, 7	376-0066	7	14
L1, 8	376-0066	7	14
L1, 9	376-0066	7	14
L1, 10	376-0066	7	14
L1, 11	376-0125	7	14

COMPONENT	W.L. NO.
IC 1	300-1906
IC 2	300-3005
IC 3	300-4022
IC 4	300-1903
SW 1	325-1503
SW 2	325-3047
UI CONN.	350-1018

IC PIN	LOCATION	SPARE
1	15	2
2	15	2
3	15	2
4	15	2
5	15	2
6	15	2
7	15	2
8	15	2
9	15	2
10	15	2
11	15	2
12	15	2
13	15	2
14	15	2
15	15	2



DATE	APPROVED BY
10-15-73	[Signature]
CHK'D BY	DATE
[Signature]	10-15-73
TITLE	ITEM NO.
MAPPER PRINTER CONTROLLER	210-7079
MATERIAL	WANG








WANG-TURNING DESIGNATIONS, VIEW FROM BOTTOM (WINNOS) SIDE OF CONNECTOR

COMPONENT	REL. PART NO.	350-3010
100	350-3010	100
101	350-3011	101
102	350-3012	102
103	350-3013	103
104	350-3014	104
105	350-3015	105
106	350-3016	106
107	350-3017	107
108	350-3018	108
109	350-3019	109
110	350-3020	110
111	350-3021	111
112	350-3022	112
113	350-3023	113
114	350-3024	114
115	350-3025	115
116	350-3026	116
117	350-3027	117
118	350-3028	118
119	350-3029	119
120	350-3030	120

LOCATION	REL. PART NO.	350-3010
100	350-3010	100
101	350-3011	101
102	350-3012	102
103	350-3013	103
104	350-3014	104
105	350-3015	105
106	350-3016	106
107	350-3017	107
108	350-3018	108
109	350-3019	109
110	350-3020	110
111	350-3021	111
112	350-3022	112
113	350-3023	113
114	350-3024	114
115	350-3025	115
116	350-3026	116
117	350-3027	117
118	350-3028	118
119	350-3029	119
120	350-3030	120

WANG	COMPONENT LAP 1077
100	350-3010
101	350-3011
102	350-3012
103	350-3013
104	350-3014
105	350-3015
106	350-3016
107	350-3017
108	350-3018
109	350-3019
110	350-3020
111	350-3021
112	350-3022
113	350-3023
114	350-3024
115	350-3025
116	350-3026
117	350-3027
118	350-3028
119	350-3029
120	350-3030






ADDRESS	TYPE	IC
1	7400	1
2	7401	2
3	7402	3
4	7403	4
5	7404	5
6	7405	6
7	7406	7
8	7407	8
9	7408	9
10	7409	10
11	7410	11
12	7411	12
13	7412	13
14	7413	14
15	7414	15
16	7415	16
17	7416	17
18	7417	18
19	7418	19
20	7419	20
21	7420	21
22	7421	22
23	7422	23
24	7423	24
25	7424	25
26	7425	26
27	7426	27
28	7427	28
29	7428	29
30	7429	30
31	7430	31
32	7431	32
33	7432	33
34	7433	34
35	7434	35
36	7435	36
37	7436	37
38	7437	38
39	7438	39
40	7439	40
41	7440	41
42	7441	42
43	7442	43
44	7443	44
45	7444	45
46	7445	46
47	7446	47
48	7447	48
49	7448	49
50	7449	50
51	7450	51
52	7451	52
53	7452	53
54	7453	54
55	7454	55
56	7455	56
57	7456	57
58	7457	58
59	7458	59
60	7459	60
61	7460	61
62	7461	62
63	7462	63
64	7463	64
65	7464	65
66	7465	66
67	7466	67
68	7467	68
69	7468	69
70	7469	70
71	7470	71
72	7471	72
73	7472	73
74	7473	74
75	7474	75
76	7475	76
77	7476	77
78	7477	78
79	7478	79
80	7479	80
81	7480	81
82	7481	82
83	7482	83
84	7483	84
85	7484	85
86	7485	86
87	7486	87
88	7487	88
89	7488	89
90	7489	90
91	7490	91
92	7491	92
93	7492	93
94	7493	94
95	7494	95
96	7495	96
97	7496	97
98	7497	98
99	7498	99
100	7499	100


ADDRESS	TYPE	IC
1	7400	1
2	7401	2
3	7402	3
4	7403	4
5	7404	5
6	7405	6
7	7406	7
8	7407	8
9	7408	9
10	7409	10
11	7410	11
12	7411	12
13	7412	13
14	7413	14
15	7414	15
16	7415	16
17	7416	17
18	7417	18
19	7418	19
20	7419	20
21	7420	21
22	7421	22
23	7422	23
24	7423	24
25	7424	25
26	7425	26
27	7426	27
28	7427	28
29	7428	29
30	7429	30
31	7430	31
32	7431	32
33	7432	33
34	7433	34
35	7434	35
36	7435	36
37	7436	37
38	7437	38
39	7438	39
40	7439	40
41	7440	41
42	7441	42
43	7442	43
44	7443	44
45	7444	45
46	7445	46
47	7446	47
48	7447	48
49	7448	49
50	7449	50
51	7450	51
52	7451	52
53	7452	53
54	7453	54
55	7454	55
56	7455	56
57	7456	57
58	7457	58
59	7458	59
60	7459	60
61	7460	61
62	7461	62
63	7462	63
64	7463	64
65	7464	65
66	7465	66
67	7466	67
68	7467	68
69	7468	69
70	7469	70
71	7470	71
72	7471	72
73	7472	73
74	7473	74
75	7474	75
76	7475	76
77	7476	77
78	7477	78
79	7478	79
80	7479	80
81	7480	81
82	7481	82
83	7482	83
84	7483	84
85	7484	85
86	7485	86
87	7486	87
88	7487	88
89	7488	89
90	7489	90
91	7490	91
92	7491	92
93	7492	93
94	7493	94
95	7494	95
96	7495	96
97	7496	97
98	7497	98
99	7498	99
100	7499	100

ADDRESS	TYPE	IC
1	7400	1
2	7401	2
3	7402	3
4	7403	4
5	7404	5
6	7405	6
7	7406	7
8	7407	8
9	7408	9
10	7409	10
11	7410	11
12	7411	12
13	7412	13
14	7413	14
15	7414	15
16	7415	16
17	7416	17
18	7417	18
19	7418	19
20	7419	20
21	7420	21
22	7421	22
23	7422	23
24	7423	24
25	7424	25
26	7425	26
27	7426	27
28	7427	28
29	7428	29
30	7429	30
31	7430	31
32	7431	32
33	7432	33
34	7433	34
35	7434	35
36	7435	36
37	7436	37
38	7437	38
39	7438	39
40	7439	40
41	7440	41
42	7441	42
43	7442	43
44	7443	44
45	7444	45
46	7445	46
47	7446	47
48	7447	48
49	7448	49
50	7449	50
51	7450	51
52	7451	52
53	7452	53
54	7453	54
55	7454	55
56	7455	56
57	7456	57
58	7457	58
59	7458	59
60	7459	60
61	7460	61
62	7461	62
63	7462	63
64	7463	64
65	7464	65
66	7465	66
67	7466	67
68	7467	68
69	7468	69
70	7469	70
71	7470	71
72	7471	72
73	7472	73
74	7473	74
75	7474	75
76	7475	76
77	7476	77
78	7477	78
79	7478	79
80	7479	80
81	7480	81
82	7481	82
83	7482	83
84	7483	84
85	7484	85
86	7485	86
87	7486	87
88	7487	88
89	7488	89
90	7489	90
91	7490	91
92	7491	92
93	7492	93
94	7493	94
95	7494	95
96	7495	96
97	7496	97
98	7497	98
99	7498	99
100	7499	100

DATE	1/14/62
BY	WANG
PROJECT	WANG 720
REVISION	1
DESCRIPTION	WANG 720
DESIGNED BY	WANG
CHECKED BY	WANG
APPROVED BY	WANG
DATE	1/14/62









LOCATOR	W. L. PART NO.	QTY.	REMARKS
11	312-2093	7	W
12	312-2093	7	W
13,20,22	312-2092	8	W
14,16	312-2091	6	W
17	312-2089	1	W
18	312-2088	1	W
19	312-2086	7	W
21	312-2084	1	W
23	312-2082	1	W
24,27,29,31	312-2079	8	W
25	312-2078	1	W
26,28,30,32	312-2076	7	W
33	312-2075	1	W
34	312-2073	7	W
35	312-2072	1	W
36	312-2070	7	W
37	312-2069	1	W
38	312-2068	1	W
39	312-2066	7	W
40	312-2065	1	W

LOCATOR	TYPED	REMARKS
11	312-2093	7 W
12	312-2093	7 W
13,20,22	312-2092	8 W
14,16	312-2091	6 W
17	312-2089	1 W
18	312-2088	1 W
19	312-2086	7 W
21	312-2084	1 W
23	312-2082	1 W
24,27,29,31	312-2079	8 W
25	312-2078	1 W
26,28,30,32	312-2076	7 W
33	312-2075	1 W
34	312-2073	7 W
35	312-2072	1 W
36	312-2070	7 W
37	312-2069	1 W
38	312-2068	1 W
39	312-2066	7 W
40	312-2065	1 W

LOCATOR	TYPE	REMARKS
11	312-2093	7 W
12	312-2093	7 W
13,20,22	312-2092	8 W
14,16	312-2091	6 W
17	312-2089	1 W
18	312-2088	1 W
19	312-2086	7 W
21	312-2084	1 W
23	312-2082	1 W
24,27,29,31	312-2079	8 W
25	312-2078	1 W
26,28,30,32	312-2076	7 W
33	312-2075	1 W
34	312-2073	7 W
35	312-2072	1 W
36	312-2070	7 W
37	312-2069	1 W
38	312-2068	1 W
39	312-2066	7 W
40	312-2065	1 W




WANG ELECTRONIC SYSTEMS, INC.  
2220 S. W. 27th Ave.  
Miami, Florida 33135  
Telephone: 261-2200  
Telex: 810302  
Fax: 261-2201

10-7224-01  
10-7224-02  
10-7224-03  
10-7224-04  
10-7224-05  
10-7224-06  
10-7224-07  
10-7224-08  
10-7224-09  
10-7224-10  
10-7224-11  
10-7224-12  
10-7224-13  
10-7224-14  
10-7224-15  
10-7224-16  
10-7224-17  
10-7224-18  
10-7224-19  
10-7224-20  
10-7224-21  
10-7224-22  
10-7224-23  
10-7224-24  
10-7224-25  
10-7224-26  
10-7224-27  
10-7224-28  
10-7224-29  
10-7224-30  
10-7224-31  
10-7224-32  
10-7224-33  
10-7224-34  
10-7224-35  
10-7224-36  
10-7224-37  
10-7224-38  
10-7224-39  
10-7224-40

WANG ELECTRONIC SYSTEMS, INC.  
2220 S. W. 27th Ave.  
Miami, Florida 33135  
Telephone: 261-2200  
Telex: 810302  
Fax: 261-2201


WANG ELECTRONIC SYSTEMS, INC.  
2220 S. W. 27th Ave.  
Miami, Florida 33135  
Telephone: 261-2200  
Telex: 810302  
Fax: 261-2201

10-7224-01  
10-7224-02  
10-7224-03  
10-7224-04  
10-7224-05  
10-7224-06  
10-7224-07  
10-7224-08  
10-7224-09  
10-7224-10  
10-7224-11  
10-7224-12  
10-7224-13  
10-7224-14  
10-7224-15  
10-7224-16  
10-7224-17  
10-7224-18  
10-7224-19  
10-7224-20  
10-7224-21  
10-7224-22  
10-7224-23  
10-7224-24  
10-7224-25  
10-7224-26  
10-7224-27  
10-7224-28  
10-7224-29  
10-7224-30  
10-7224-31  
10-7224-32  
10-7224-33  
10-7224-34  
10-7224-35  
10-7224-36  
10-7224-37  
10-7224-38  
10-7224-39  
10-7224-40



SHOWN - FRONT DEPARTMENTS VIEW FROM BOTTOM (FRONT) SIDE OF CONNECTOR

NOTE: THIS IS A BLOCK AND  
CANNOT BE USED AS A BLOCK UNIT




WANG PART NO.	QTY	DESCRIPTION
7201	1	...
7202	1	...
7203	1	...
7204	1	...
7205	1	...
7206	1	...
7207	1	...

WANG PART NO.	QTY	DESCRIPTION
7201	1	...
7202	1	...
7203	1	...
7204	1	...
7205	1	...
7206	1	...
7207	1	...

WANG PART NO.	QTY	DESCRIPTION
7201	1	...
7202	1	...
7203	1	...
7204	1	...
7205	1	...
7206	1	...
7207	1	...

WANG  
 MODEL 7201A  
 PART NO. 7207  
 REV. 11






STANDARD TERMINAL CONNECTIONS FROM BOTTOM (MINUS) SIDE OF COMPUTER


LOCATION	REF. DESIGNATION	DESCRIPTION	TYPE	VALUES
1	1-1	RESISTOR	1/2W	100Ω
2	2-1	RESISTOR	1/2W	100Ω
3	3-1	RESISTOR	1/2W	100Ω
4	4-1	RESISTOR	1/2W	100Ω
5	5-1	RESISTOR	1/2W	100Ω
6	6-1	RESISTOR	1/2W	100Ω
7	7-1	RESISTOR	1/2W	100Ω
8	8-1	RESISTOR	1/2W	100Ω
9	9-1	RESISTOR	1/2W	100Ω
10	10-1	RESISTOR	1/2W	100Ω
11	11-1	RESISTOR	1/2W	100Ω
12	12-1	RESISTOR	1/2W	100Ω
13	13-1	RESISTOR	1/2W	100Ω
14	14-1	RESISTOR	1/2W	100Ω
15	15-1	RESISTOR	1/2W	100Ω
16	16-1	RESISTOR	1/2W	100Ω
17	17-1	RESISTOR	1/2W	100Ω
18	18-1	RESISTOR	1/2W	100Ω
19	19-1	RESISTOR	1/2W	100Ω
20	20-1	RESISTOR	1/2W	100Ω
21	21-1	RESISTOR	1/2W	100Ω
22	22-1	RESISTOR	1/2W	100Ω
23	23-1	RESISTOR	1/2W	100Ω
24	24-1	RESISTOR	1/2W	100Ω
25	25-1	RESISTOR	1/2W	100Ω
26	26-1	RESISTOR	1/2W	100Ω
27	27-1	RESISTOR	1/2W	100Ω
28	28-1	RESISTOR	1/2W	100Ω
29	29-1	RESISTOR	1/2W	100Ω
30	30-1	RESISTOR	1/2W	100Ω
31	31-1	RESISTOR	1/2W	100Ω
32	32-1	RESISTOR	1/2W	100Ω
33	33-1	RESISTOR	1/2W	100Ω
34	34-1	RESISTOR	1/2W	100Ω
35	35-1	RESISTOR	1/2W	100Ω
36	36-1	RESISTOR	1/2W	100Ω
37	37-1	RESISTOR	1/2W	100Ω
38	38-1	RESISTOR	1/2W	100Ω
39	39-1	RESISTOR	1/2W	100Ω
40	40-1	RESISTOR	1/2W	100Ω
41	41-1	RESISTOR	1/2W	100Ω
42	42-1	RESISTOR	1/2W	100Ω
43	43-1	RESISTOR	1/2W	100Ω
44	44-1	RESISTOR	1/2W	100Ω
45	45-1	RESISTOR	1/2W	100Ω
46	46-1	RESISTOR	1/2W	100Ω
47	47-1	RESISTOR	1/2W	100Ω
48	48-1	RESISTOR	1/2W	100Ω
49	49-1	RESISTOR	1/2W	100Ω
50	50-1	RESISTOR	1/2W	100Ω
51	51-1	RESISTOR	1/2W	100Ω
52	52-1	RESISTOR	1/2W	100Ω
53	53-1	RESISTOR	1/2W	100Ω
54	54-1	RESISTOR	1/2W	100Ω
55	55-1	RESISTOR	1/2W	100Ω
56	56-1	RESISTOR	1/2W	100Ω
57	57-1	RESISTOR	1/2W	100Ω
58	58-1	RESISTOR	1/2W	100Ω
59	59-1	RESISTOR	1/2W	100Ω
60	60-1	RESISTOR	1/2W	100Ω
61	61-1	RESISTOR	1/2W	100Ω
62	62-1	RESISTOR	1/2W	100Ω
63	63-1	RESISTOR	1/2W	100Ω
64	64-1	RESISTOR	1/2W	100Ω
65	65-1	RESISTOR	1/2W	100Ω
66	66-1	RESISTOR	1/2W	100Ω
67	67-1	RESISTOR	1/2W	100Ω
68	68-1	RESISTOR	1/2W	100Ω
69	69-1	RESISTOR	1/2W	100Ω
70	70-1	RESISTOR	1/2W	100Ω
71	71-1	RESISTOR	1/2W	100Ω
72	72-1	RESISTOR	1/2W	100Ω
73	73-1	RESISTOR	1/2W	100Ω
74	74-1	RESISTOR	1/2W	100Ω
75	75-1	RESISTOR	1/2W	100Ω
76	76-1	RESISTOR	1/2W	100Ω
77	77-1	RESISTOR	1/2W	100Ω
78	78-1	RESISTOR	1/2W	100Ω
79	79-1	RESISTOR	1/2W	100Ω
80	80-1	RESISTOR	1/2W	100Ω
81	81-1	RESISTOR	1/2W	100Ω
82	82-1	RESISTOR	1/2W	100Ω
83	83-1	RESISTOR	1/2W	100Ω
84	84-1	RESISTOR	1/2W	100Ω
85	85-1	RESISTOR	1/2W	100Ω
86	86-1	RESISTOR	1/2W	100Ω
87	87-1	RESISTOR	1/2W	100Ω
88	88-1	RESISTOR	1/2W	100Ω
89	89-1	RESISTOR	1/2W	100Ω
90	90-1	RESISTOR	1/2W	100Ω
91	91-1	RESISTOR	1/2W	100Ω
92	92-1	RESISTOR	1/2W	100Ω
93	93-1	RESISTOR	1/2W	100Ω
94	94-1	RESISTOR	1/2W	100Ω
95	95-1	RESISTOR	1/2W	100Ω
96	96-1	RESISTOR	1/2W	100Ω
97	97-1	RESISTOR	1/2W	100Ω
98	98-1	RESISTOR	1/2W	100Ω
99	99-1	RESISTOR	1/2W	100Ω
100	100-1	RESISTOR	1/2W	100Ω

REF. DESIGNATION	DESCRIPTION	TYPE	VALUES
1-1	RESISTOR	1/2W	100Ω
2-1	RESISTOR	1/2W	100Ω
3-1	RESISTOR	1/2W	100Ω
4-1	RESISTOR	1/2W	100Ω
5-1	RESISTOR	1/2W	100Ω
6-1	RESISTOR	1/2W	100Ω
7-1	RESISTOR	1/2W	100Ω
8-1	RESISTOR	1/2W	100Ω
9-1	RESISTOR	1/2W	100Ω
10-1	RESISTOR	1/2W	100Ω
11-1	RESISTOR	1/2W	100Ω
12-1	RESISTOR	1/2W	100Ω
13-1	RESISTOR	1/2W	100Ω
14-1	RESISTOR	1/2W	100Ω
15-1	RESISTOR	1/2W	100Ω
16-1	RESISTOR	1/2W	100Ω
17-1	RESISTOR	1/2W	100Ω
18-1	RESISTOR	1/2W	100Ω
19-1	RESISTOR	1/2W	100Ω
20-1	RESISTOR	1/2W	100Ω
21-1	RESISTOR	1/2W	100Ω
22-1	RESISTOR	1/2W	100Ω
23-1	RESISTOR	1/2W	100Ω
24-1	RESISTOR	1/2W	100Ω
25-1	RESISTOR	1/2W	100Ω
26-1	RESISTOR	1/2W	100Ω
27-1	RESISTOR	1/2W	100Ω
28-1	RESISTOR	1/2W	100Ω
29-1	RESISTOR	1/2W	100Ω
30-1	RESISTOR	1/2W	100Ω
31-1	RESISTOR	1/2W	100Ω
32-1	RESISTOR	1/2W	100Ω
33-1	RESISTOR	1/2W	100Ω
34-1	RESISTOR	1/2W	100Ω
35-1	RESISTOR	1/2W	100Ω
36-1	RESISTOR	1/2W	100Ω
37-1	RESISTOR	1/2W	100Ω
38-1	RESISTOR	1/2W	100Ω
39-1	RESISTOR	1/2W	100Ω
40-1	RESISTOR	1/2W	100Ω
41-1	RESISTOR	1/2W	100Ω
42-1	RESISTOR	1/2W	100Ω
43-1	RESISTOR	1/2W	100Ω
44-1	RESISTOR	1/2W	100Ω
45-1	RESISTOR	1/2W	100Ω
46-1	RESISTOR	1/2W	100Ω
47-1	RESISTOR	1/2W	100Ω
48-1	RESISTOR	1/2W	100Ω
49-1	RESISTOR	1/2W	100Ω
50-1	RESISTOR	1/2W	100Ω
51-1	RESISTOR	1/2W	100Ω
52-1	RESISTOR	1/2W	100Ω
53-1	RESISTOR	1/2W	100Ω
54-1	RESISTOR	1/2W	100Ω
55-1	RESISTOR	1/2W	100Ω
56-1	RESISTOR	1/2W	100Ω
57-1	RESISTOR	1/2W	100Ω
58-1	RESISTOR	1/2W	100Ω
59-1	RESISTOR	1/2W	100Ω
60-1	RESISTOR	1/2W	100Ω
61-1	RESISTOR	1/2W	100Ω
62-1	RESISTOR	1/2W	100Ω
63-1	RESISTOR	1/2W	100Ω
64-1	RESISTOR	1/2W	100Ω
65-1	RESISTOR	1/2W	100Ω
66-1	RESISTOR	1/2W	100Ω
67-1	RESISTOR	1/2W	100Ω
68-1	RESISTOR	1/2W	100Ω
69-1	RESISTOR	1/2W	100Ω
70-1	RESISTOR	1/2W	100Ω
71-1	RESISTOR	1/2W	100Ω
72-1	RESISTOR	1/2W	100Ω
73-1	RESISTOR	1/2W	100Ω
74-1	RESISTOR	1/2W	100Ω
75-1	RESISTOR	1/2W	100Ω
76-1	RESISTOR	1/2W	100Ω
77-1	RESISTOR	1/2W	100Ω
78-1	RESISTOR	1/2W	100Ω
79-1	RESISTOR	1/2W	100Ω
80-1	RESISTOR	1/2W	100Ω
81-1	RESISTOR	1/2W	100Ω
82-1	RESISTOR	1/2W	100Ω
83-1	RESISTOR	1/2W	100Ω
84-1	RESISTOR	1/2W	100Ω
85-1	RESISTOR	1/2W	100Ω
86-1	RESISTOR	1/2W	100Ω
87-1	RESISTOR	1/2W	100Ω
88-1	RESISTOR	1/2W	100Ω
89-1	RESISTOR	1/2W	100Ω
90-1	RESISTOR	1/2W	100Ω
91-1	RESISTOR	1/2W	100Ω
92-1	RESISTOR	1/2W	100Ω
93-1	RESISTOR	1/2W	100Ω
94-1	RESISTOR	1/2W	100Ω
95-1	RESISTOR	1/2W	100Ω
96-1	RESISTOR	1/2W	100Ω
97-1	RESISTOR	1/2W	100Ω
98-1	RESISTOR	1/2W	100Ω
99-1	RESISTOR	1/2W	100Ω
100-1	RESISTOR	1/2W	100Ω

COMPUTER LABEL


WANG  
 MODEL 720  
 315 S. MAIN ST.  
 BOSTON, MASSACHUSETTS 02111  
 617-552-1000






1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33
34	35	36	37	38	39	40	41	42	43	44
45	46	47	48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63	64	65	66
67	68	69	70	71	72	73	74	75	76	77
78	79	80	81	82	83	84	85	86	87	88
89	90	91	92	93	94	95	96	97	98	99
100	101	102	103	104	105	106	107	108	109	110

MODEL	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900
RELAY	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900
SWITCH	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900
LOGIC	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900



DATE	11/15/55
BY	WANG
NO.	11
REV.	1
DESCRIPTION	CONTROL PANEL
PROJECT	WANG
DEPARTMENT	WANG
LOCATION	WANG
SCALE	WANG
APP. BY	WANG
CHECKED BY	WANG
APPROVED BY	WANG
DATE	11/15/55

RELAY	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900
SWITCH	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900
LOGIC	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900



PRELIMINARY






<b>WANG</b> INFORMATION SYSTEMS MODEL NO. 72C11 PART NO. 72C11	DATE	APPROVED BY	DATE
	DESIGNED BY	DESIGNED BY	DESIGNED BY
TITLE PRINTER D-SK CONTROLLER 210-7342 D 7342	DRAWN BY CHECKED BY TESTED BY	DATE TEST MADE SHEET NO.	TOTAL SHEETS

ALL RESISTORS 250Ω 1/4W UNLESS OTHERWISE SPECIFIED  
 -NOTES-

THIS DRAWING IS THE PROPERTY OF WANG COMMUNICATIONS, INC. IT IS TO BE USED ONLY FOR THE PROJECT AND SITE SPECIFICALLY IDENTIFIED HEREON. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF WANG COMMUNICATIONS, INC.

I.C. LOCATION	TYPE	W.L. NO.
L2	7404	314-0010
L3	7402	314-0013
L3-10	7413	314-0018
L3-8	7413	314-0019
L3-14, 15	8091	314-0016
L3-17, 28	7401	314-0015
L11/12/13	7418/64	314-0018
L11	8002	314-0014
L12	7404	314-0015
L18	7404	314-0015
L19	7415	314-0018
L24-26	7405	314-0016
L27	7405	314-0016
L28	7405	314-0017


COMPONENT	TYPE	W.L. NO.
R1-2, 3	2240 10% 1/4W	330-3072
R1-4	3340 0% 1/4W	330-1033
C15	2200F 500V 50%	300-5004
C2	0014F 500V 50%	300-1806
C3-4	1000F 500V 5% 10%	300-5006
C6-5	0014F 1KV 50%	300-1800




PRELIMINARY

<b>WANG</b> COMMUNICATIONS, INC. CORPORATE OFFICE 1000 W. 21ST ST. ANN ARBOR, MI 48106	DATE	APPROVED BY	REV.
	DATE	DATE	DATE
PROJECT NO.	PROJECT NAME	PROJECT NO.	PROJECT NAME
210-7342	D 7342	210-7342	D 7342
DESIGNED BY	DESIGNED BY	DESIGNED BY	DESIGNED BY
W. J. ...	W. J. ...	W. J. ...	W. J. ...
CHECKED BY	CHECKED BY	CHECKED BY	CHECKED BY
W. J. ...	W. J. ...	W. J. ...	W. J. ...
DATE	DATE	DATE	DATE
1982	1982	1982	1982

ECN  
NO. 11  
DATE









REV	DATE	APPROVED BY	DATE
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			

<b>WANG</b> INTERNATIONAL CORP. 225/2 MODEL NO. 7486 SERIAL NO. 7486 PART NO. 7486	TITLE: 7486 DISK CONTROLLER MOTHERBOARD 7486 210-7486 7486
---	---



11 10 9 8 7 5 4 3 2

WANG ELECTRONIC CORPORATION  
 100 WASHINGTON STREET  
 NEWTON, MASSACHUSETTS 01960  
 TELEPHONE: (617) 552-3300  
 TELETYPE: (617) 552-3301  
 CABLE: WANGCORP  
 MAILING ADDRESS: WANG ELECTRONIC CORPORATION  
 200 WASHINGTON STREET  
 NEWTON, MASSACHUSETTS 01960  
 TELEPHONE: (617) 552-3300  
 TELETYPE: (617) 552-3301  
 CABLE: WANGCORP




ALLOCATION	TYPE	W.L. NO.
L1, L2, L3, L4, L5, L6, L7, L8, L9, L10, L11, L12, L13, L14, L15, L16, L17, L18, L19, L20, L21, L22, L23, L24, L25, L26, L27, L28, L29, L30, L31, L32, L33, L34, L35, L36, L37, L38, L39, L40, L41, L42, L43, L44, L45, L46, L47, L48, L49, L50, L51, L52, L53, L54, L55, L56, L57, L58, L59, L60, L61, L62, L63, L64, L65, L66, L67, L68, L69, L70, L71, L72, L73, L74, L75, L76, L77, L78, L79, L80, L81, L82, L83, L84, L85, L86, L87, L88, L89, L90, L91, L92, L93, L94, L95, L96, L97, L98, L99, L100	RES, CAP, DIODE, TRANS, RELAY, SWITCH, COIL, MOTOR, SOLENOID, VALVE, THERMISTOR, PHOTOCELL, OPTOCOUPLER, SENSOR, ACTUATOR, RELAY, SWITCH, COIL, MOTOR, SOLENOID, VALVE, THERMISTOR, PHOTOCELL, OPTOCOUPLER, SENSOR, ACTUATOR	1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100

ALLOCATION	TYPE	W.L. NO.
L1, L2, L3, L4, L5, L6, L7, L8, L9, L10, L11, L12, L13, L14, L15, L16, L17, L18, L19, L20, L21, L22, L23, L24, L25, L26, L27, L28, L29, L30, L31, L32, L33, L34, L35, L36, L37, L38, L39, L40, L41, L42, L43, L44, L45, L46, L47, L48, L49, L50, L51, L52, L53, L54, L55, L56, L57, L58, L59, L60, L61, L62, L63, L64, L65, L66, L67, L68, L69, L70, L71, L72, L73, L74, L75, L76, L77, L78, L79, L80, L81, L82, L83, L84, L85, L86, L87, L88, L89, L90, L91, L92, L93, L94, L95, L96, L97, L98, L99, L100	RES, CAP, DIODE, TRANS, RELAY, SWITCH, COIL, MOTOR, SOLENOID, VALVE, THERMISTOR, PHOTOCELL, OPTOCOUPLER, SENSOR, ACTUATOR, RELAY, SWITCH, COIL, MOTOR, SOLENOID, VALVE, THERMISTOR, PHOTOCELL, OPTOCOUPLER, SENSOR, ACTUATOR	1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100


ALLOCATION	TYPE	W.L. NO.
L1, L2, L3, L4, L5, L6, L7, L8, L9, L10, L11, L12, L13, L14, L15, L16, L17, L18, L19, L20, L21, L22, L23, L24, L25, L26, L27, L28, L29, L30, L31, L32, L33, L34, L35, L36, L37, L38, L39, L40, L41, L42, L43, L44, L45, L46, L47, L48, L49, L50, L51, L52, L53, L54, L55, L56, L57, L58, L59, L60, L61, L62, L63, L64, L65, L66, L67, L68, L69, L70, L71, L72, L73, L74, L75, L76, L77, L78, L79, L80, L81, L82, L83, L84, L85, L86, L87, L88, L89, L90, L91, L92, L93, L94, L95, L96, L97, L98, L99, L100	RES, CAP, DIODE, TRANS, RELAY, SWITCH, COIL, MOTOR, SOLENOID, VALVE, THERMISTOR, PHOTOCELL, OPTOCOUPLER, SENSOR, ACTUATOR, RELAY, SWITCH, COIL, MOTOR, SOLENOID, VALVE, THERMISTOR, PHOTOCELL, OPTOCOUPLER, SENSOR, ACTUATOR	1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100

ECN  
 NO. 11034



DATE	APPROVED BY	DATE	APPROVED BY
10-10-74	[Signature]	10-10-74	[Signature]

WANG ELECTRONIC CORPORATION  
 MODEL NO. 22C12  
 PART NO. 10-7486  
 D 7486  
 10-7486 D 7486




DATE	10-1-67
BY	WANG
APPROVED BY	
DESIGNED BY	WANG
DRAWN BY	WANG
CHECKED BY	WANG
PROJECT NO.	210-7454A
REV.	D
DATE	7-9-7
BY	WANG
APPROVED BY	
DESIGNED BY	WANG
DRAWN BY	WANG
CHECKED BY	WANG

**WANG**  
LABORATORIES INC.  
ANN ARBOR, MICH. 48106  
SERIAL NO. 210-7454A  
REV. D  
DATE 7-9-7


NO.	REVISION	DATE
1	INITIAL	
2		
3		
4		
5		
6		
7		
8		
9		
10		
11		

THESE WIRING DIAGRAMS HAVE BEEN PREPARED FROM THE DATA FURNISHED BY THE CUSTOMER AND ARE SUBJECT TO CHANGE WITHOUT NOTICE. THE CUSTOMER IS ADVISED THAT THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND IS BEING RELEASED TO THE PUBLIC. THIS INFORMATION IS NOT TO BE DISTRIBUTED OUTSIDE THE BUREAU OF BUREAU OF BUREAU.



<b>WANG</b>	DATE	APPROVED BY	DATE
	REV. NO.	DESIGNER	DATE
PROJECT NO.	210-600	TITLE	10MBES DISK CONTROLLER LAUNCHER BOARD
REV. NO.	1	DATE	10/1/74
REV. NO.	2	DATE	10/1/74
REV. NO.	3	DATE	10/1/74
REV. NO.	4	DATE	10/1/74
REV. NO.	5	DATE	10/1/74
REV. NO.	6	DATE	10/1/74
REV. NO.	7	DATE	10/1/74
REV. NO.	8	DATE	10/1/74
REV. NO.	9	DATE	10/1/74
REV. NO.	10	DATE	10/1/74
REV. NO.	11	DATE	10/1/74
REV. NO.	12	DATE	10/1/74
REV. NO.	13	DATE	10/1/74
REV. NO.	14	DATE	10/1/74
REV. NO.	15	DATE	10/1/74
REV. NO.	16	DATE	10/1/74
REV. NO.	17	DATE	10/1/74
REV. NO.	18	DATE	10/1/74
REV. NO.	19	DATE	10/1/74
REV. NO.	20	DATE	10/1/74






**PRELIMINARY**  
**(WANG)**

**ECN**  
 11/87

DATE	APPROVED BY	REV
10/20/74	[Signature]	1
11/15/74	[Signature]	2
12/10/74	[Signature]	3
1/10/75	[Signature]	4
2/10/75	[Signature]	5
3/10/75	[Signature]	6

THIS DOCUMENT IS UNCLASSIFIED  
 DATE 10/20/74 BY [Signature]  
 AUTHORITY [Signature]




ECN 11987

PRELIMINARY

DATE	REV	BY	CHKD
11-17-78	1	WANG	WANG
MODEL NO 226C-6/C DISK/MUX CONTROLLER MASTER BOARD			
WANG	20-7480	D	7480
WANG ELECTRONICS CORPORATION 1000 WASHINGTON AVENUE BOSTON, MASSACHUSETTS 02118			

11 10 9 8 7 6 5 4 3 2 1



**LOCATION W.L. PART NO. TYPE**

1/14	537	376	0048	74153	
18	2036	-	0002	7400	
13	3339	-	0006	7474	
14	8233	4952	-	0010	7404
18	2007	-	0007	7406	
16	7679	-	0008	7415844	
10/17	2532	-	0093	7473	
17/12	-	-	0093	74181	
11/5	053550	-	0076	7482	
114	7485	1	-	0076	9321
116	3742	-	0081	7408	
119	443	-	0194	7411	
121	-	0240	UN 309		
122	7456	-	0082	74157	
136	-	0102	74164		
144	45	-	0049	74155	
146	47	-	0026	7403	
148	64	-	0016	7402	
153	84	-	0130	74218	
131	272	-	0012	7451	
127	22	ANY USER	SPARES		

**CONTRACT NO. 210-7400 D 7400 6**

**PRELIMINARY**

WANG

DATE APPROVED BY: [Signature]

DATE: 10/11/59

BY: [Signature]

DATE: 10/11/59

PROJECT: DISK UNIT CONTROLLER MATHER BOARD

ITEM NO.: 210-7400 D 7400 6

**CONTRACT NO. 210-7400 D 7400 6**

**REV. 01**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**


REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW

**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW


**CONTRACT NO. 210-7400 D 7400 6**

REV.	DATE	DESCRIPTION
01	10/11/59	REVISED TO SHOW
02	10/11/59	REVISED TO SHOW
03	10/11/59	REVISED TO SHOW
04	10/11/59	REVISED TO SHOW
05	10/11/59	REVISED TO SHOW
06	10/11/59	REVISED TO SHOW
07	10/11/59	REVISED TO SHOW
08	10/11/59	REVISED TO SHOW
09	10/11/59	REVISED TO SHOW
10	10/11/59	REVISED TO SHOW



<b>WANG</b>		DATE	APPROVED BY
MODEL NO. 720C	REV. 1	DATE	NAME
MATERIAL			
PARTS LIST			
DRAWING NUMBER			
DRAWING TITLE			
DRAWING SCALE			
DRAWING SHEET			
DRAWING NUMBER			
DRAWING TITLE			
DRAWING SCALE			
DRAWING SHEET			





**WANG**


MODEL NO. 720 OLC  
PER UNIT WANG INC.

DATE APPROVED BY DATE  
 DATE  
 DATE

DATE MADE MODEL NO. 710-7206 D 7686 1

DATE MADE MODEL NO. 710-7206

DATE MADE MODEL NO. 710-7206



NAME	VALUE	W.L. NO.	QTY.	SPARES	COMMENTS
R1	100K	374-0015	1		
R2	100K	374-0015	1		
R3	100K	374-0015	1		
R4	100K	374-0015	1		
R5	100K	374-0015	1		
R6	100K	374-0015	1		
R7	100K	374-0015	1		
R8	100K	374-0015	1		
R9	100K	374-0015	1		
R10	100K	374-0015	1		
R11	100K	374-0015	1		
R12	100K	374-0015	1		
R13	100K	374-0015	1		
R14	100K	374-0015	1		
R15	100K	374-0015	1		
R16	100K	374-0015	1		
R17	100K	374-0015	1		
R18	100K	374-0015	1		
R19	100K	374-0015	1		
R20	100K	374-0015	1		
R21	100K	374-0015	1		
R22	100K	374-0015	1		
R23	100K	374-0015	1		
R24	100K	374-0015	1		
R25	100K	374-0015	1		
R26	100K	374-0015	1		
R27	100K	374-0015	1		
R28	100K	374-0015	1		
R29	100K	374-0015	1		
R30	100K	374-0015	1		
R31	100K	374-0015	1		
R32	100K	374-0015	1		
R33	100K	374-0015	1		
R34	100K	374-0015	1		
R35	100K	374-0015	1		
R36	100K	374-0015	1		
R37	100K	374-0015	1		
R38	100K	374-0015	1		
R39	100K	374-0015	1		
R40	100K	374-0015	1		
R41	100K	374-0015	1		
R42	100K	374-0015	1		
R43	100K	374-0015	1		
R44	100K	374-0015	1		
R45	100K	374-0015	1		
C1	100P	374-0015	1		
C2	100P	374-0015	1		
C3	100P	374-0015	1		
C4	100P	374-0015	1		
C5	100P	374-0015	1		
C6	100P	374-0015	1		
C7	100P	374-0015	1		
C8	100P	374-0015	1		
C9	100P	374-0015	1		
C10	100P	374-0015	1		
C11	100P	374-0015	1		
C12	100P	374-0015	1		
C13	100P	374-0015	1		
C14	100P	374-0015	1		
C15	100P	374-0015	1		
C16	100P	374-0015	1		
C17	100P	374-0015	1		
C18	100P	374-0015	1		
C19	100P	374-0015	1		
C20	100P	374-0015	1		
C21	100P	374-0015	1		
C22	100P	374-0015	1		
C23	100P	374-0015	1		
C24	100P	374-0015	1		
C25	100P	374-0015	1		
C26	100P	374-0015	1		
C27	100P	374-0015	1		
C28	100P	374-0015	1		
D1	1N4001	374-0015	1		
D2	1N4001	374-0015	1		
Q1	1N4001	374-0015	1		

WANG

DATE: 7-12-66

APPROVED BY: [Signature]


WANG INSTRUMENTS

10 MAG DISK CONTROLLER

7666 R1

7666 R1

7666 R1



<b>WANG</b>		MODEL NO. 2200B/C	TITLE ONLY/REV. 3	CONTRACT NO. 210-7688	D 7698
MANUFACTURED IN U.S.A.		DATE	REV.	DATE	REV.
MOTHERBOARD		DATE	REV.	DATE	REV.
MATERIAL		DATE	REV.	DATE	REV.
DRAWN BY		DATE	REV.	DATE	REV.
CHECKED BY		DATE	REV.	DATE	REV.
APPROVED BY		DATE	REV.	DATE	REV.






THIS DOCUMENT IS THE PROPERTY OF WANG LABORATORIES, INC. AND SHALL NOT BE REPRODUCED OR COPIED, OR USED AS A BASIS FOR THE DESIGN OR CONSTRUCTION OF ANYTHING OR DEVICE WITHOUT PERMISSION.





CONN. PIN NO.	WIRE COLOR	THWISTED PAIR	SIGNAL NAME	CONN. PIN NO.
1	RED	PAIR	DATA 1	19
2	GRN	PAIR	DATA 1	20
3	RED	PAIR	DATA 2	21
4	GRY	PAIR	DATA 2	22
5	RED	PAIR	DATA 3	23
6	GRN	PAIR	DATA 3	24
7	GRN	PAIR	DATA 4	25
8	YEL	PAIR	DATA 4	26
9	GRN	PAIR	DATA 5	27
10	YEL	PAIR	DATA 5	28
11	GRN	PAIR	DATA 6	29
12	WHT	PAIR	DATA 6	30
13	GRN	PAIR	DATA 7	31
14	BLU	PAIR	DATA 7	32
15	BLU	PAIR	DATA 8	33
16	YEL	PAIR	DATA 8	34
17	BLK	PAIR	DATA 9	35
18	GRY	PAIR	DATA 9	36

ASSY	SLEEVE MARKER	WLL PART NO	X" LENGTH	Y" LENGTH
220-0105	606-0105	220-0105	13'23"	12'23"
220-0105-1	606-0105-1	220-0105-1	15'23"	12'23"
220-0105-2	606-0105-2	220-0105-2	15'23"	12'23"
220-0105-3	606-0105-3	220-0105-3	15'23"	12'23"
220-0167	606-0167	220-0167	51'26"	50'26"



NOTE: ONLY HEATSHRINK SLEEVE MARKER 606-0167 USED ON THIS END



HOLE DIA.	WLL
DRILLED OR PUNCH HOLE	2.00
PERFORATED HOLE	1.94 to 2.00
TELETYPE	2.00 to 2.06

NOTES:  
 1. SOLDER DRAWN WIRE TO ITEM #7  
 2. ASSEMBLE WIRES PER CHART  
 3. PRINTER LABOURY USED ON 220-0105-2, 220-0105-3, 220-0167  
 4. ON 220-0105-3 SPLIT EXISTING WIRE INTO TWO EQUAL BANDS, THEN SOLDER TO GROUND STRAPS

**COPY**  
 JUL 20 1979  
 JUL 20 1979

QTY	WANG PART NO	ITEM	NAME	DESCRIPTION	DATE	APPROVED BY
11	420-0059	11	CABLE 18 T/P SHIELDED	GROOVE HALF		
10	350-4231-G	10	90° STRAIN RELIEF COVER 36 POS.	TONGUE HALF		
9	350-4233-T	9	180° STRAIN RELIEF COVER 36 POS.	GROOVE HALF		
8	350-4233-G	8	180° STRAIN RELIEF COVER 36 POS.	C6015-2B		
7	450-0361	7	GROUND STRAP	AMP		
6	350-4234	6	CAPTIVE SCREW	TONGUE GROOVE		
5	350-4231-T	5	90° STRAIN RELIEF COVER	26 G, 36 COND. T.P.		
4	615-1297	4	PRINTER CONN. LABEL	1/2 DIA.		
3	420-0058	3	18" CABLE SHIELDED	AMP		
2	SEE CHART	2	HEATSHRINK MARKER			
1	350-2082	1	36 POS. PLUG ASSY.			

REV	DATE	BY	DESCRIPTION
1	11-19-78	W. J. MOTT	REV PER ECN #3912
2	4-17-78	W. J. MOTT	REV PER ECN #4105
3	8-1-78	W. J. MOTT	REV PER ECN #4937
4	8-1-78	W. J. MOTT	REV PER ECN #5402
5	8-1-78	W. J. MOTT	REV PER ECN #5173
6	8-1-78	W. J. MOTT	REV PER ECN #5407
7	8-1-78	W. J. MOTT	REV PER ECN #6107
8	8-1-78	W. J. MOTT	REV PER ECN #6163
9	8-1-78	W. J. MOTT	REV PER ECN #6583
10	8-1-78	W. J. MOTT	REV PER ECN #6583
11	8-1-78	W. J. MOTT	REV PER ECN #6583
12	8-1-78	W. J. MOTT	REV PER ECN #6583
13	8-1-78	W. J. MOTT	REV PER ECN #6583
14	8-1-78	W. J. MOTT	REV PER ECN #6583
15	8-1-78	W. J. MOTT	REV PER ECN #6583
16	8-1-78	W. J. MOTT	REV PER ECN #6583
17	8-1-78	W. J. MOTT	REV PER ECN #6583
18	8-1-78	W. J. MOTT	REV PER ECN #6583
19	8-1-78	W. J. MOTT	REV PER ECN #6583
20	8-1-78	W. J. MOTT	REV PER ECN #6583
21	8-1-78	W. J. MOTT	REV PER ECN #6583
22	8-1-78	W. J. MOTT	REV PER ECN #6583
23	8-1-78	W. J. MOTT	REV PER ECN #6583
24	8-1-78	W. J. MOTT	REV PER ECN #6583
25	8-1-78	W. J. MOTT	REV PER ECN #6583
26	8-1-78	W. J. MOTT	REV PER ECN #6583
27	8-1-78	W. J. MOTT	REV PER ECN #6583
28	8-1-78	W. J. MOTT	REV PER ECN #6583
29	8-1-78	W. J. MOTT	REV PER ECN #6583
30	8-1-78	W. J. MOTT	REV PER ECN #6583
31	8-1-78	W. J. MOTT	REV PER ECN #6583
32	8-1-78	W. J. MOTT	REV PER ECN #6583
33	8-1-78	W. J. MOTT	REV PER ECN #6583
34	8-1-78	W. J. MOTT	REV PER ECN #6583
35	8-1-78	W. J. MOTT	REV PER ECN #6583
36	8-1-78	W. J. MOTT	REV PER ECN #6583

**WANG**  
 LABORATORIES, INC.  
 MODEL NO 221  
 TITLE: LINE PRINTER CABLE  
 DATE: 4-23-79  
 APPROVED BY: E. ENGR  
 DATE: 8-12-78  
 M. ENGR  
 DATE: 8-12-78  
 M. ENGR



REV	DATE	BY	DESCRIPTION
1	11-19-78	W. J. MOTT	REV PER ECN #3912
2	4-17-78	W. J. MOTT	REV PER ECN #4105
3	8-1-78	W. J. MOTT	REV PER ECN #4937
4	8-1-78	W. J. MOTT	REV PER ECN #5402
5	8-1-78	W. J. MOTT	REV PER ECN #5173
6	8-1-78	W. J. MOTT	REV PER ECN #5407
7	8-1-78	W. J. MOTT	REV PER ECN #6107
8	8-1-78	W. J. MOTT	REV PER ECN #6163
9	8-1-78	W. J. MOTT	REV PER ECN #6583
10	8-1-78	W. J. MOTT	REV PER ECN #6583
11	8-1-78	W. J. MOTT	REV PER ECN #6583
12	8-1-78	W. J. MOTT	REV PER ECN #6583
13	8-1-78	W. J. MOTT	REV PER ECN #6583
14	8-1-78	W. J. MOTT	REV PER ECN #6583
15	8-1-78	W. J. MOTT	REV PER ECN #6583
16	8-1-78	W. J. MOTT	REV PER ECN #6583
17	8-1-78	W. J. MOTT	REV PER ECN #6583
18	8-1-78	W. J. MOTT	REV PER ECN #6583
19	8-1-78	W. J. MOTT	REV PER ECN #6583
20	8-1-78	W. J. MOTT	REV PER ECN #6583
21	8-1-78	W. J. MOTT	REV PER ECN #6583
22	8-1-78	W. J. MOTT	REV PER ECN #6583
23	8-1-78	W. J. MOTT	REV PER ECN #6583
24	8-1-78	W. J. MOTT	REV PER ECN #6583
25	8-1-78	W. J. MOTT	REV PER ECN #6583
26	8-1-78	W. J. MOTT	REV PER ECN #6583
27	8-1-78	W. J. MOTT	REV PER ECN #6583
28	8-1-78	W. J. MOTT	REV PER ECN #6583
29	8-1-78	W. J. MOTT	REV PER ECN #6583
30	8-1-78	W. J. MOTT	REV PER ECN #6583
31	8-1-78	W. J. MOTT	REV PER ECN #6583
32	8-1-78	W. J. MOTT	REV PER ECN #6583
33	8-1-78	W. J. MOTT	REV PER ECN #6583
34	8-1-78	W. J. MOTT	REV PER ECN #6583
35	8-1-78	W. J. MOTT	REV PER ECN #6583
36	8-1-78	W. J. MOTT	REV PER ECN #6583

THIS DOCUMENT IS THE PROPERTY OF WANG LABORATORIES, INC. AND SHALL NOT BE REPRODUCED, COPIED, OR USED AS A BASIS FOR INFORMATION WITHOUT PERMISSION.

### WIRING RUN LIST

WIRE NO.	WIRE SIZE	WIRE COLOR	WIRE LENGTH	WIRE TYPE	WIRE LOCATION	WIRE NUMBER
1	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	1
2	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	2
3	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	3
4	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	4
5	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	5
6	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	6
7	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	7
8	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	8
9	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	9
10	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	10
11	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	11
12	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	12
13	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	13
14	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	14
15	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	15
16	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	16
17	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	17
18	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	18
19	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	19
20	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	20
21	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	21
22	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	22
23	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	23
24	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	24
25	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	25
26	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	26
27	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	27
28	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	28
29	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	29
30	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	30
31	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	31
32	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	32
33	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	33
34	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	34
35	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	35
36	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	36
37	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	37
38	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	38
39	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	39
40	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	40
41	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	41
42	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	42
43	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	43
44	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	44
45	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	45
46	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	46
47	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	47
48	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	48
49	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	49
50	220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	50

**NOTES:**  
 1) KEY SLOT BETWEEN 5 & 6 NEEDED ON 220-0066-3, 220-0066-4 ONLY  
 2) ITEM # 5 LABEL USED ON 220-0066-3, 220-0066-4  
 3) ON 220-0066-3 ONLY, ITEM # LABEL USED ON 220-0066-2 ONLY  
 4) XX ADD JUMPER BETWEEN POSITIONS 9, 10, 11 & 13 ON FINGER BOARD SL23C FOR 220-0066-1 ONLY  
 5) SOLDER DRAIN WIRE TO ITEM 9  
 6) CUT WIRE #11 AT FINGER BOARD AND TIE BACK  
 7) FINGER BOARD WIRES AT RANDOM  
 8) 220-0066-1 TIE WIRES FROM F.B. POS 8, 10, 11 AND INSERT ONE WIRE IN POS 13 OF ITEM 2.



**HOLE LEGEND**

HOLE DIA.	REL.
1/16 IN DIA.	1/16
1/8 IN DIA.	1/8
3/16 IN DIA.	3/16

**CHART**

CABLE NO.	WIRE SIZE	WIRE COLOR	WIRE LENGTH	WIRE TYPE	WIRE LOCATION	WIRE NUMBER
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	1
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	2
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	3
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	4
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	5
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	6
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	7
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	8
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	9
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	10
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	11
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	12
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	13
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	14
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	15
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	16
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	17
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	18
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	19
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	20
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	21
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	22
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	23
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	24
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	25
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	26
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	27
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	28
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	29
220-0066	220-0066-2	220-0066-1	220-0066-1	220-0066-1	220-0066-1	30

**DATE** JUL 20 1979

**KEYSLOT 5-6**

**3/16" DIA**

**36 POS GROOVE HALF**

**36 POS TONGUE HALF**

**3/8" CLEAR 1 1/2" LONG**

**3/16"**

**C615-28**

**9-90 X 3/8**

**#26 GA. SHIELDED**

**SCREW MT.**

ITEM	QTY	DESCRIPTION	MATERIAL	DATE	APPROVED BY	DATE
1	1	HEATSHRINK MARKER				
2	1	180° STRAIN RELIEF COVER				
3	1	180° STRAIN RELIEF COVER				
4	1	HEATSHRINK TUBING				
5	1	GROUND STRAP				
6	2	CAPTIVE SCREW				
7	5/16	2250 CONN. LABEL				
8	1	TY-RAP				
9	5	DISK CONN. LABEL				
10	3	CABLE 30 CONDUCTOR				
11	2	36 POS. PLUG ASSY.				
12	1	30PIN FINGER BOARD				
13	1					
14	1					

**WANG LABORATORIES, INC.**

MODEL NO DISKS

FINISH

SEE CHART C 6472-61

**WANG**

LABORATORIES, INC.

MODEL NO DISKS

FINISH

SEE CHART C 6472-61

DATE: JUL 20 1979

BY: DWN P D G

CHK: M ENGR

E. C. CONTROL: MFG ENGR D/H

TITLE: I.O. CABLE ASSY.

DATE: 7/22/79

APPROVED BY: M ENGR

DATE: 7/22/79

DATE: 7/22/79




1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100



THE DIMENSIONS AND APPROXIMATE WEIGHTS GIVEN ARE FOR INFORMATION ONLY. THE ACTUAL WEIGHTS AND DIMENSIONS OF THE PARTS WILL VARY SLIGHTLY FROM THOSE GIVEN HEREIN. THE WEIGHTS AND DIMENSIONS OF THE PARTS WILL VARY SLIGHTLY FROM THOSE GIVEN HEREIN. THE WEIGHTS AND DIMENSIONS OF THE PARTS WILL VARY SLIGHTLY FROM THOSE GIVEN HEREIN.

FROM WIRE CONN. NO. ITEM #	TO CONN. NO. ITEM #	PIN #
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9
10	10	10
11	11	11
12	12	12
13	13	13
14	14	14
15	15	15
16	16	16
17	17	17
PIN 18	PIN 18	PIN 18

FROM WIRE CONN. NO. ITEM #	TO CONN. NO. ITEM #	PIN #
19	19	19
20	20	20
21	21	21
22	22	22
23	23	23
24	24	24
25	25	25
26	26	26
27	27	27
28	28	28
29	29	29
30	30	30
31	31	31
32	32	32
33	33	33
34	34	34
35	35	35
PIN 36	PIN 36	PIN 36



W.L. PART NO.	"X" LENGTH	SLEEVE APPROX. WT.
120-2224-1	1.00 FEET	506-2224-1 1/2
120-2224-2	2.00 FEET	606-2224-2 1/2
120-2224-3	3.00 FEET	606-2224-3 1/2
120-2224-4	4.00 FEET	606-2224-4 1/2
120-2224-5	5.00 FEET	606-2224-5 1/2
120-2224-6	6.00 FEET	606-2224-6 1/2
120-2224-7	7.00 FEET	606-2224-7 1/2
120-2224-8	8.00 FEET	606-2224-8 1/2
120-2224-9	9.00 FEET	606-2224-9 1/2
120-2224-10	10.00 FEET	606-2224-10 1/2
120-2224-11	11.00 FEET	606-2224-11 1/2
120-2224-12	12.00 FEET	606-2224-12 1/2

NOTE: 1. SOLDER MAIN WIRE TO ITEM'S 2. APPLY HEATHRING MARKER FOR CABLE 3. SOLDER ON THIS END.

COPY JUL 20 1979

36" DIA.	HEATHRING MARKER	36 POS. PLUG ASSY. (NINE)	WANG PART NO	ITEM QTY	DATE	APPROVED BY
180° STRAIN RELIEF COVER	2				9/8/78	ENGR
GROUND STRAP	5					
CARTIVE SCREW	4					
180° STRAIN RELIEF COVER	2					
CABLE (SHIELDED)	2					
2.8 GAUGE 3/6 COMPASS WIRE						
AMP						


SEE CHART C 6482-16 B

WANG PART NO. 91-2849 3



SEE DRAWING AND SPECIFICATION FOR  
 DIMENSIONS. THIS DRAWING IS THE PROPERTY OF  
 WANG & WANG, INC. AND SHALL NOT BE  
 REPRODUCED OR TRANSMITTED IN ANY FORM  
 OR BY ANY MEANS, ELECTRONIC OR MECHANICAL,  
 INCLUDING PHOTOCOPYING, RECORDING, OR BY  
 ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM,  
 WITHOUT THE WRITTEN PERMISSION OF WANG &  
 WANG, INC.

W. L. PART NO.	LENGTH	TOL.
606-0130	13 FT	± 1"
606-0131	9 FT	± 1"



SIGNAL	CABLE	CONN.
	WIRE SIZE	PAIRS
DATA 1	1	2
DATA 2	2	3
DATA 3	3	9
DATA 4	4	5
DATA 5	5	6
DATA 6	6	7
DATA 7	7	8
DATA 8	8	9
DATA 9	9	11
ACKNLS	10	10
DATA STRS	11	1
COV	12	16
CR. CMP	13	17
FSUR	14	18
RESET	15	31

NOTE:  
 1. SOLDER DRAIN WIRE TO ITEM 6.  
 2. APPLY HEATSHRINK MARKER APPROX WHERE SHOWN (1 PER CABLE).

**COPY**

**JUL 20 1979**


WANG PART NO.	ITEM	QTY	NAME	MATERIAL	DESCRIPTION
350-4228-G	7	1	HEATSHRINK MARKER	3/8" DIA	
158-0361	6	1	180° STRAIN RELIEF COVER 2XPOS	GROOVE HALF	
350-4223-1	2	2	GROUND STRAP	C-6015-28	
350-4103	4	1	BUSHING	AMP	#-5
350-4228-7	3	1	BUS STRAIN RELIEF COVER 3/4 POS	TONGUE HALF	
422-0048	2	1	CR CABLE (15 COND) SHIELDED	22 GAWGE	
350-2092	1	1	30 POS. PLUG ASSY SCREENED	AMP 502470-1	

DATE APPROVED BY	DATE
WANG	7/17/79
C. C. CONTROL	WAVE NUMBER
TITLE	7
C P & PRINTER CABLE	
SEE CHART	C 6182-55
WAVE PART NUMBER	55-28-740
SIZE	1/2"
INC NUMBER	6

WANG	LABORATORIES INC	TEMPERATURE	U.S.A.
MODEL NO	2221 M		
WEIGHT	1.8 LBS		
FINISH			
SCALE	1/2" = 1"		

THE INFORMATION CONTAINED ON THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. AND IS CONFIDENTIAL. IT IS TO BE KEPT IN CONFIDENTIALITY AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

WANG LABORATORIES  
 100 WEST 42ND STREET  
 NEW YORK, N.Y. 10018  
 TEL: 212-850-4000  
 FAX: 212-850-4001




- NOTES:
- 1) ADD BUSS JUMPER IN LOCATION JP AS NOTED ON ITEMS 5 & 6
  - 2) CABLE 1 IS 55% 1/4" (J1)
  - 3) CABLE 2 IS 54% 1/4" (J2)
  - 3) TRIM LAST CONDUCTOR OF BOTH CABLES ON END "X" CUT BACK 1/8" AND REPEAT CABLES STARTING WITH PIN 2

CONDUCTOR PIN NO.	SIGNAL NAME	CON. PAIR PIN NO.
1	1.0V	1
2	1.0V	2
3	1.0V	3
4	1.0V	4
5	1.0V	5
6	1.0V	6
7	1.0V	7
8	1.0V	8
9	1.0V	9
10	1.0V	10
11	1.0V	11
12	1.0V	12
13	1.0V	13
14	1.0V	14
15	1.0V	15
16	1.0V	16
17	1.0V	17
18	1.0V	18
19	1.0V	19
20	1.0V	20
21	1.0V	21
22	1.0V	22
23	1.0V	23
24	1.0V	24
25	1.0V	25
26	1.0V	26
27	1.0V	27
28	1.0V	28
29	1.0V	29
30	1.0V	30
31	1.0V	31
32	1.0V	32
33	1.0V	33
34	1.0V	34
35	1.0V	35
36	1.0V	36
37	1.0V	37
38	1.0V	38
39	1.0V	39
40	1.0V	40
41	1.0V	41
42	1.0V	42
43	1.0V	43
44	1.0V	44
45	1.0V	45
46	1.0V	46
47	1.0V	47
48	1.0V	48
49	1.0V	49
50	1.0V	50

INDICATES TIED TO GROUND BUSS. GROUND BUSS TIED TO PINS 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50. UNDER LETTER INDICATES LOWER CASE.

**COPY**  
 JUL 20 1979

Q1	220 OHM 1/4 W 10% RESISTOR
Q2	220 OHM 1/4 W 10% RESISTOR
Q3	CABLE JACKET FLAT 3.5" WIDE
Q4	36 PIN FLAT CABLE CONN. COVER #3318
Q5	36 PIN FLAT CABLE CONN. BOTTOM #3318
Q6	36 PIN FLAT CABLE CONN. TOP
Q7	36 PIN FLAT CABLE CONN. BOTTOM
Q8	36 PIN FLAT CABLE CONN. TOP
Q9	100 OHM 1/4 W 10% RESISTOR
Q10	15UF 50V 10% TANT CAPACITOR
Q11	56K 1/4 W 10% RESISTOR
Q12	56K 1/4 W 10% RESISTOR
Q13	56K 1/4 W 10% RESISTOR
Q14	56K 1/4 W 10% RESISTOR
Q15	56K 1/4 W 10% RESISTOR
Q16	56K 1/4 W 10% RESISTOR
Q17	56K 1/4 W 10% RESISTOR
Q18	56K 1/4 W 10% RESISTOR
Q19	56K 1/4 W 10% RESISTOR
Q20	56K 1/4 W 10% RESISTOR
Q21	56K 1/4 W 10% RESISTOR
Q22	56K 1/4 W 10% RESISTOR
Q23	56K 1/4 W 10% RESISTOR
Q24	56K 1/4 W 10% RESISTOR
Q25	56K 1/4 W 10% RESISTOR
Q26	56K 1/4 W 10% RESISTOR
Q27	56K 1/4 W 10% RESISTOR
Q28	56K 1/4 W 10% RESISTOR
Q29	56K 1/4 W 10% RESISTOR
Q30	56K 1/4 W 10% RESISTOR
Q31	56K 1/4 W 10% RESISTOR
Q32	56K 1/4 W 10% RESISTOR
Q33	56K 1/4 W 10% RESISTOR
Q34	56K 1/4 W 10% RESISTOR
Q35	56K 1/4 W 10% RESISTOR
Q36	56K 1/4 W 10% RESISTOR
Q37	56K 1/4 W 10% RESISTOR
Q38	56K 1/4 W 10% RESISTOR
Q39	56K 1/4 W 10% RESISTOR
Q40	56K 1/4 W 10% RESISTOR
Q41	56K 1/4 W 10% RESISTOR
Q42	56K 1/4 W 10% RESISTOR
Q43	56K 1/4 W 10% RESISTOR
Q44	56K 1/4 W 10% RESISTOR
Q45	56K 1/4 W 10% RESISTOR
Q46	56K 1/4 W 10% RESISTOR
Q47	56K 1/4 W 10% RESISTOR
Q48	56K 1/4 W 10% RESISTOR
Q49	56K 1/4 W 10% RESISTOR
Q50	56K 1/4 W 10% RESISTOR



CABLE 1: 4 CONDUCTORS IN FOUR PAGES AS SHOWN. GROUND BUSS TIED TO PINS 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50. UNDER LETTER INDICATES LOWER CASE.


CABLE 2: 2 CONDUCTORS IN TWO PAGES AS SHOWN. GROUND BUSS TIED TO PINS 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50. UNDER LETTER INDICATES LOWER CASE.

WIRE #2: GAGE YELLOW TEFLO.

DATE	7/17/79	APPROVED BY	
CHK	JLB	DATE	7/17/79
REV	1	BY	JLB
REV	2	BY	JLB
REV	3	BY	JLB
REV	4	BY	JLB
REV	5	BY	JLB
REV	6	BY	JLB
REV	7	BY	JLB
REV	8	BY	JLB
REV	9	BY	JLB
REV	10	BY	JLB
REV	11	BY	JLB
REV	12	BY	JLB
REV	13	BY	JLB
REV	14	BY	JLB
REV	15	BY	JLB
REV	16	BY	JLB
REV	17	BY	JLB
REV	18	BY	JLB
REV	19	BY	JLB
REV	20	BY	JLB
REV	21	BY	JLB
REV	22	BY	JLB
REV	23	BY	JLB
REV	24	BY	JLB
REV	25	BY	JLB
REV	26	BY	JLB
REV	27	BY	JLB
REV	28	BY	JLB
REV	29	BY	JLB
REV	30	BY	JLB
REV	31	BY	JLB
REV	32	BY	JLB
REV	33	BY	JLB
REV	34	BY	JLB
REV	35	BY	JLB
REV	36	BY	JLB
REV	37	BY	JLB
REV	38	BY	JLB
REV	39	BY	JLB
REV	40	BY	JLB
REV	41	BY	JLB
REV	42	BY	JLB
REV	43	BY	JLB
REV	44	BY	JLB
REV	45	BY	JLB
REV	46	BY	JLB
REV	47	BY	JLB
REV	48	BY	JLB
REV	49	BY	JLB
REV	50	BY	JLB


REV	DESCRIPTION	DATE	BY
5	4482-175		
<b>WANG</b> LABORATORIES, INC. 1000 UNIVERSITY AVENUE, S.W. ATLANTA, GEORGIA 30303			
MODEL NO. 2251 TITLE: I/O CABLE ASS'Y (2251)		PART NO. 220-0156 QTY. 1	
DATE APPROVED BY: [Signature] DATE: [Date]		DATE: [Date]	

ITEM	QTY.	DESCRIPTION	MATERIAL
1	1	HEATSHIELD MANAGER	60C-0156
2	1	COVER STRAIN RELIEF 180°	350-8228-6
3	1	COVER STRAIN RELIEF 180°	350-8228-6
4	1	COVER STRAIN RELIEF 180°	350-8228-6
5	1	COVER STRAIN RELIEF 180°	350-8228-6
6	1	COVER STRAIN RELIEF 180°	350-8228-6
7	1	COVER STRAIN RELIEF 180°	350-8228-6
8	1	COVER STRAIN RELIEF 180°	350-8228-6
9	1	COVER STRAIN RELIEF 180°	350-8228-6
10	1	COVER STRAIN RELIEF 180°	350-8228-6
11	1	COVER STRAIN RELIEF 180°	350-8228-6
12	1	COVER STRAIN RELIEF 180°	350-8228-6
13	1	COVER STRAIN RELIEF 180°	350-8228-6
14	1	COVER STRAIN RELIEF 180°	350-8228-6
15	1	COVER STRAIN RELIEF 180°	350-8228-6
16	1	COVER STRAIN RELIEF 180°	350-8228-6
17	1	COVER STRAIN RELIEF 180°	350-8228-6
18	1	COVER STRAIN RELIEF 180°	350-8228-6
19	1	COVER STRAIN RELIEF 180°	350-8228-6
20	1	COVER STRAIN RELIEF 180°	350-8228-6
21	1	COVER STRAIN RELIEF 180°	350-8228-6
22	1	COVER STRAIN RELIEF 180°	350-8228-6
23	1	COVER STRAIN RELIEF 180°	350-8228-6
24	1	COVER STRAIN RELIEF 180°	350-8228-6
25	1	COVER STRAIN RELIEF 180°	350-8228-6
26	1	COVER STRAIN RELIEF 180°	350-8228-6
27	1	COVER STRAIN RELIEF 180°	350-8228-6
28	1	COVER STRAIN RELIEF 180°	350-8228-6
29	1	COVER STRAIN RELIEF 180°	350-8228-6
30	1	COVER STRAIN RELIEF 180°	350-8228-6
31	1	COVER STRAIN RELIEF 180°	350-8228-6
32	1	COVER STRAIN RELIEF 180°	350-8228-6
33	1	COVER STRAIN RELIEF 180°	350-8228-6
34	1	COVER STRAIN RELIEF 180°	350-8228-6
35	1	COVER STRAIN RELIEF 180°	350-8228-6
36	1	COVER STRAIN RELIEF 180°	350-8228-6
37	1	COVER STRAIN RELIEF 180°	350-8228-6
38	1	COVER STRAIN RELIEF 180°	350-8228-6
39	1	COVER STRAIN RELIEF 180°	350-8228-6
40	1	COVER STRAIN RELIEF 180°	350-8228-6
41	1	COVER STRAIN RELIEF 180°	350-8228-6
42	1	COVER STRAIN RELIEF 180°	350-8228-6
43	1	COVER STRAIN RELIEF 180°	350-8228-6
44	1	COVER STRAIN RELIEF 180°	350-8228-6
45	1	COVER STRAIN RELIEF 180°	350-8228-6
46	1	COVER STRAIN RELIEF 180°	350-8228-6
47	1	COVER STRAIN RELIEF 180°	350-8228-6
48	1	COVER STRAIN RELIEF 180°	350-8228-6
49	1	COVER STRAIN RELIEF 180°	350-8228-6
50	1	COVER STRAIN RELIEF 180°	350-8228-6



1	HEATSHIELD MANAGER	60C-0156	1
2	COVER STRAIN RELIEF 180°	350-8228-6	1
3	CABLE SHIELDED	350-0088	3
4	COVER STRAIN RELIEF 180°	350-8228-6	1
5	HEATSHIELD MANAGER	60C-0156	1


PAIR	WIRE	PAIR	WIRE	PAIR	WIRE	PAIR	WIRE
1	RED	PAIR	DATA 1	1	RED	PAIR	DATA 1
2	RED	PAIR	DATA 2	2	RED	PAIR	DATA 2
3	RED	PAIR	DATA 3	3	RED	PAIR	DATA 3
4	RED	PAIR	DATA 4	4	RED	PAIR	DATA 4
5	RED	PAIR	DATA 5	5	RED	PAIR	DATA 5
6	RED	PAIR	DATA 6	6	RED	PAIR	DATA 6
7	RED	PAIR	DATA 7	7	RED	PAIR	DATA 7
8	RED	PAIR	DATA 8	8	RED	PAIR	DATA 8
9	RED	PAIR	DATA 9	9	RED	PAIR	DATA 9
10	RED	PAIR	DATA 10	10	RED	PAIR	DATA 10
11	RED	PAIR	DATA 11	11	RED	PAIR	DATA 11
12	RED	PAIR	DATA 12	12	RED	PAIR	DATA 12
13	RED	PAIR	DATA 13	13	RED	PAIR	DATA 13
14	RED	PAIR	DATA 14	14	RED	PAIR	DATA 14
15	RED	PAIR	DATA 15	15	RED	PAIR	DATA 15
16	RED	PAIR	DATA 16	16	RED	PAIR	DATA 16
17	RED	PAIR	DATA 17	17	RED	PAIR	DATA 17
18	RED	PAIR	DATA 18	18	RED	PAIR	DATA 18
19	RED	PAIR	DATA 19	19	RED	PAIR	DATA 19
20	RED	PAIR	DATA 20	20	RED	PAIR	DATA 20
21	RED	PAIR	DATA 21	21	RED	PAIR	DATA 21
22	RED	PAIR	DATA 22	22	RED	PAIR	DATA 22
23	RED	PAIR	DATA 23	23	RED	PAIR	DATA 23
24	RED	PAIR	DATA 24	24	RED	PAIR	DATA 24
25	RED	PAIR	DATA 25	25	RED	PAIR	DATA 25
26	RED	PAIR	DATA 26	26	RED	PAIR	DATA 26
27	RED	PAIR	DATA 27	27	RED	PAIR	DATA 27
28	RED	PAIR	DATA 28	28	RED	PAIR	DATA 28
29	RED	PAIR	DATA 29	29	RED	PAIR	DATA 29
30	RED	PAIR	DATA 30	30	RED	PAIR	DATA 30
31	RED	PAIR	DATA 31	31	RED	PAIR	DATA 31
32	RED	PAIR	DATA 32	32	RED	PAIR	DATA 32
33	RED	PAIR	DATA 33	33	RED	PAIR	DATA 33
34	RED	PAIR	DATA 34	34	RED	PAIR	DATA 34
35	RED	PAIR	DATA 35	35	RED	PAIR	DATA 35
36	RED	PAIR	DATA 36	36	RED	PAIR	DATA 36
37	RED	PAIR	DATA 37	37	RED	PAIR	DATA 37
38	RED	PAIR	DATA 38	38	RED	PAIR	DATA 38
39	RED	PAIR	DATA 39	39	RED	PAIR	DATA 39
40	RED	PAIR	DATA 40	40	RED	PAIR	DATA 40
41	RED	PAIR	DATA 41	41	RED	PAIR	DATA 41
42	RED	PAIR	DATA 42	42	RED	PAIR	DATA 42
43	RED	PAIR	DATA 43	43	RED	PAIR	DATA 43
44	RED	PAIR	DATA 44	44	RED	PAIR	DATA 44
45	RED	PAIR	DATA 45	45	RED	PAIR	DATA 45
46	RED	PAIR	DATA 46	46	RED	PAIR	DATA 46
47	RED	PAIR	DATA 47	47	RED	PAIR	DATA 47
48	RED	PAIR	DATA 48	48	RED	PAIR	DATA 48
49	RED	PAIR	DATA 49	49	RED	PAIR	DATA 49
50	RED	PAIR	DATA 50	50	RED	PAIR	DATA 50



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

COPY  
 67610210J

MODEL NO. 2281 I. C. CONTROL CHIEF DATE APPROVED BY		TITLE 1/0 CABLE 2281		DRAWING NUMBER 6482-143	
WANG LABORATORIES, INC. 100 WALL STREET NEW YORK 17, N.Y.		NAME WANG		DATE APPROVED BY	
WANG PART NO. 510-6703	ITEM 1	QTY. 1	NAME P.C. BOARD 6703	DATE APPROVED BY	DATE
420-0050	2	1/2	CABLE 36 CONDUCTOR SHIELD	DATE APPROVED BY	DATE
350-2082	3	1	CONNECTOR 36MS (MATE)	DATE APPROVED BY	DATE
350-4233-T	4	1	STAIN RESIST COATED 18"	DATE APPROVED BY	DATE
350-4234	5	2	SCREW CAPRING	DATE APPROVED BY	DATE
450-0361	6	1	GROUND STRAP	DATE APPROVED BY	DATE
650-1006	7	1	GROUND LUG	DATE APPROVED BY	DATE
605-1000	8	5	STRAP	DATE APPROVED BY	DATE
615-1297	9	1	PRINTER CORK LABEL	DATE APPROVED BY	DATE
600-2003	10	1	SOLDER	DATE APPROVED BY	DATE
350-8336	11	1	STAIN RESIST COVER 180°	DATE APPROVED BY	DATE



- NOTE:
1. BBS FINISH IS 11.110.8.5
  2. SOLDER STRIPS 6 AND 7 TO BE SOLDERED TOGETHER ON 7/16" DIA X TOGETHER ON 7/16" DIA
  3. DRAIN WIRE FULL LENGTH

36	BLK	PWR	CSV	+
35	CHY	—	—	—
34	WHT	PWR	—	—
33	CHY	—	—	—
32	BLK	PWR	—	—
31	WHT	—	—	—
30	BLK	—	—	—
29	WHT	—	—	—
28	BLK	—	—	—
27	WHT	—	—	—
26	BLK	—	—	—
25	WHT	—	—	—
24	BLK	—	—	—
23	WHT	—	—	—
22	BLK	—	—	—
21	WHT	—	—	—
20	BLK	—	—	—
19	WHT	—	—	—
18	BLK	—	—	—
17	WHT	—	—	—
16	BLK	—	—	—
15	WHT	—	—	—
14	BLK	—	—	—
13	WHT	—	—	—
12	BLK	—	—	—
11	WHT	—	—	—
10	BLK	—	—	—
9	WHT	—	—	—
8	BLK	—	—	—
7	WHT	—	—	—
6	BLK	—	—	—
5	WHT	—	—	—
4	BLK	—	—	—
3	WHT	—	—	—
2	BLK	—	—	—
1	WHT	—	—	—

1	REVISED	DATE	BY
2	REVISED	DATE	BY
3	REVISED	DATE	BY
4	REVISED	DATE	BY
5	REVISED	DATE	BY

1	REVISED	DATE	BY
2	REVISED	DATE	BY
3	REVISED	DATE	BY
4	REVISED	DATE	BY
5	REVISED	DATE	BY

11 10 9 8 7 6 5 4 3 2 1

WIRE GAUGE

C.P.M. 350-0000

WALL COVER & DIMENSIONS


DATE: 1979 07 20

BY: [Signature]

CHKD: [Signature]

REV: 1

1 2 3 4 5 6 7 8 9 10 11



NOTES:

1. SPLIT WIRES 5" AND JUST WILL WIRE (TREAT WITH BINDER) FOR 1/2" WIRE
2. ALL PARTS NOTED AS TO BE 1/2" WIRE
3. CUT TRACK AND ADD JUMPER

**COPY**  
JUL 20 1979

SIGNAL	PAIR	WIRE	PAIR	CONDUCTOR	PAIR	CONDUCTOR
F1	1	1	1	1	1	1
F2	2	2	2	2	2	2
F3	3	3	3	3	3	3
F4	4	4	4	4	4	4
F5	5	5	5	5	5	5
F6	6	6	6	6	6	6
F7	7	7	7	7	7	7
F8	8	8	8	8	8	8
F9	9	9	9	9	9	9
F10	10	10	10	10	10	10
F11	11	11	11	11	11	11
F12	12	12	12	12	12	12
F13	13	13	13	13	13	13
F14	14	14	14	14	14	14
F15	15	15	15	15	15	15
F16	16	16	16	16	16	16
F17	17	17	17	17	17	17
F18	18	18	18	18	18	18
F19	19	19	19	19	19	19
F20	20	20	20	20	20	20
F21	21	21	21	21	21	21
F22	22	22	22	22	22	22
F23	23	23	23	23	23	23
F24	24	24	24	24	24	24
F25	25	25	25	25	25	25
F26	26	26	26	26	26	26
F27	27	27	27	27	27	27
F28	28	28	28	28	28	28
F29	29	29	29	29	29	29
F30	30	30	30	30	30	30
F31	31	31	31	31	31	31
F32	32	32	32	32	32	32
F33	33	33	33	33	33	33
F34	34	34	34	34	34	34
F35	35	35	35	35	35	35
F36	36	36	36	36	36	36
F37	37	37	37	37	37	37
F38	38	38	38	38	38	38
F39	39	39	39	39	39	39
F40	40	40	40	40	40	40
F41	41	41	41	41	41	41
F42	42	42	42	42	42	42
F43	43	43	43	43	43	43
F44	44	44	44	44	44	44
F45	45	45	45	45	45	45
F46	46	46	46	46	46	46
F47	47	47	47	47	47	47
F48	48	48	48	48	48	48
F49	49	49	49	49	49	49
F50	50	50	50	50	50	50

SIGNAL	PAIR	WIRE	PAIR	CONDUCTOR	PAIR	CONDUCTOR
F51	51	51	51	51	51	51
F52	52	52	52	52	52	52
F53	53	53	53	53	53	53
F54	54	54	54	54	54	54
F55	55	55	55	55	55	55
F56	56	56	56	56	56	56
F57	57	57	57	57	57	57
F58	58	58	58	58	58	58
F59	59	59	59	59	59	59
F60	60	60	60	60	60	60
F61	61	61	61	61	61	61
F62	62	62	62	62	62	62
F63	63	63	63	63	63	63
F64	64	64	64	64	64	64
F65	65	65	65	65	65	65
F66	66	66	66	66	66	66
F67	67	67	67	67	67	67
F68	68	68	68	68	68	68
F69	69	69	69	69	69	69
F70	70	70	70	70	70	70
F71	71	71	71	71	71	71
F72	72	72	72	72	72	72
F73	73	73	73	73	73	73
F74	74	74	74	74	74	74
F75	75	75	75	75	75	75
F76	76	76	76	76	76	76
F77	77	77	77	77	77	77
F78	78	78	78	78	78	78
F79	79	79	79	79	79	79
F80	80	80	80	80	80	80

ITEM NO.	DESCRIPTION	QTY	UNIT	APPROVED BY	DATE
2	STRAIN RELIEF	1	EA		
3	CABLE JACKET FLAT	1	EA		
4	4-40 X 3/8 CAP SCREW	4	EA		
5	CONNECTOR 80 POS. BOTTOM	1	EA		
6	RC. DD. 7 1/2	1	EA		
7	SD COND. FLAT	1	EA		
8	SD COND. FLAT	1	EA		
9	SD COND. FLAT	1	EA		
10	SD COND. FLAT	1	EA		
11	SD COND. FLAT	1	EA		
12	SD COND. FLAT	1	EA		
13	SD COND. FLAT	1	EA		
14	SD COND. FLAT	1	EA		
15	SD COND. FLAT	1	EA		
16	SD COND. FLAT	1	EA		
17	SD COND. FLAT	1	EA		
18	SD COND. FLAT	1	EA		
19	SD COND. FLAT	1	EA		
20	SD COND. FLAT	1	EA		
21	SD COND. FLAT	1	EA		
22	SD COND. FLAT	1	EA		
23	SD COND. FLAT	1	EA		
24	SD COND. FLAT	1	EA		
25	SD COND. FLAT	1	EA		
26	SD COND. FLAT	1	EA		
27	SD COND. FLAT	1	EA		
28	SD COND. FLAT	1	EA		
29	SD COND. FLAT	1	EA		
30	SD COND. FLAT	1	EA		
31	SD COND. FLAT	1	EA		
32	SD COND. FLAT	1	EA		
33	SD COND. FLAT	1	EA		
34	SD COND. FLAT	1	EA		
35	SD COND. FLAT	1	EA		
36	SD COND. FLAT	1	EA		
37	SD COND. FLAT	1	EA		
38	SD COND. FLAT	1	EA		
39	SD COND. FLAT	1	EA		
40	SD COND. FLAT	1	EA		
41	SD COND. FLAT	1	EA		
42	SD COND. FLAT	1	EA		
43	SD COND. FLAT	1	EA		
44	SD COND. FLAT	1	EA		
45	SD COND. FLAT	1	EA		
46	SD COND. FLAT	1	EA		
47	SD COND. FLAT	1	EA		
48	SD COND. FLAT	1	EA		
49	SD COND. FLAT	1	EA		
50	SD COND. FLAT	1	EA		


ITEM NO.	DESCRIPTION	QTY	UNIT	APPROVED BY	DATE
51	SD COND. FLAT	1	EA		
52	SD COND. FLAT	1	EA		
53	SD COND. FLAT	1	EA		
54	SD COND. FLAT	1	EA		
55	SD COND. FLAT	1	EA		
56	SD COND. FLAT	1	EA		
57	SD COND. FLAT	1	EA		
58	SD COND. FLAT	1	EA		
59	SD COND. FLAT	1	EA		
60	SD COND. FLAT	1	EA		
61	SD COND. FLAT	1	EA		
62	SD COND. FLAT	1	EA		
63	SD COND. FLAT	1	EA		
64	SD COND. FLAT	1	EA		
65	SD COND. FLAT	1	EA		
66	SD COND. FLAT	1	EA		
67	SD COND. FLAT	1	EA		
68	SD COND. FLAT	1	EA		
69	SD COND. FLAT	1	EA		
70	SD COND. FLAT	1	EA		
71	SD COND. FLAT	1	EA		
72	SD COND. FLAT	1	EA		
73	SD COND. FLAT	1	EA		
74	SD COND. FLAT	1	EA		
75	SD COND. FLAT	1	EA		
76	SD COND. FLAT	1	EA		
77	SD COND. FLAT	1	EA		
78	SD COND. FLAT	1	EA		
79	SD COND. FLAT	1	EA		
80	SD COND. FLAT	1	EA		

ITEM NO.	DESCRIPTION	QTY	UNIT	APPROVED BY	DATE
81	SD COND. FLAT	1	EA		
82	SD COND. FLAT	1	EA		
83	SD COND. FLAT	1	EA		
84	SD COND. FLAT	1	EA		
85	SD COND. FLAT	1	EA		
86	SD COND. FLAT	1	EA		
87	SD COND. FLAT	1	EA		
88	SD COND. FLAT	1	EA		
89	SD COND. FLAT	1	EA		
90	SD COND. FLAT	1	EA		
91	SD COND. FLAT	1	EA		
92	SD COND. FLAT	1	EA		
93	SD COND. FLAT	1	EA		
94	SD COND. FLAT	1	EA		
95	SD COND. FLAT	1	EA		
96	SD COND. FLAT	1	EA		
97	SD COND. FLAT	1	EA		
98	SD COND. FLAT	1	EA		
99	SD COND. FLAT	1	EA		
100	SD COND. FLAT	1	EA		

THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE PROPERTY OF WANG COMMUNICATIONS, INC. AND IS CONFIDENTIAL. IT IS NOT TO BE COPIED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF WANG COMMUNICATIONS, INC.

REV	DATE	DESCRIPTION
1	10/1/79	INITIAL DESIGN
2	10/1/79	REVISED TO ADD TOLERANCES



W. L. PART NO.	W. L. LENGTH
240-3031	10' 2 1/2"
240-3032	5' 2 1/2"
240-3031	18' 2 1/2"

NOTE:  
1. ADD ITEM # TO THIS SURFACE ONLY.  
ON 230-3091 ONLY

ON 230-

COPY  
 JUL 20 1979


1	660-0194	NOT MELT APPLICABLE TO LOGO
2	370-4120	POUL TAB FOR FLAT CABLE
3	310-0020	FLAT CABLE - 30 TWISTED PAIRS
4	310-0020	FLAT CABLE EACH
5	310-0020	FLAT CABLE EACH
6	310-0020	FLAT CABLE EACH
7	310-0020	FLAT CABLE EACH
8	310-0020	FLAT CABLE EACH
9	310-0020	FLAT CABLE EACH
10	310-0020	FLAT CABLE EACH
11	310-0020	FLAT CABLE EACH
12	310-0020	FLAT CABLE EACH
13	310-0020	FLAT CABLE EACH
14	310-0020	FLAT CABLE EACH
15	310-0020	FLAT CABLE EACH
16	310-0020	FLAT CABLE EACH
17	310-0020	FLAT CABLE EACH
18	310-0020	FLAT CABLE EACH
19	310-0020	FLAT CABLE EACH
20	310-0020	FLAT CABLE EACH
21	310-0020	FLAT CABLE EACH
22	310-0020	FLAT CABLE EACH
23	310-0020	FLAT CABLE EACH
24	310-0020	FLAT CABLE EACH
25	310-0020	FLAT CABLE EACH
26	310-0020	FLAT CABLE EACH
27	310-0020	FLAT CABLE EACH
28	310-0020	FLAT CABLE EACH
29	310-0020	FLAT CABLE EACH
30	310-0020	FLAT CABLE EACH
31	310-0020	FLAT CABLE EACH
32	310-0020	FLAT CABLE EACH
33	310-0020	FLAT CABLE EACH
34	310-0020	FLAT CABLE EACH
35	310-0020	FLAT CABLE EACH
36	310-0020	FLAT CABLE EACH
37	310-0020	FLAT CABLE EACH
38	310-0020	FLAT CABLE EACH
39	310-0020	FLAT CABLE EACH
40	310-0020	FLAT CABLE EACH
41	310-0020	FLAT CABLE EACH
42	310-0020	FLAT CABLE EACH
43	310-0020	FLAT CABLE EACH
44	310-0020	FLAT CABLE EACH
45	310-0020	FLAT CABLE EACH
46	310-0020	FLAT CABLE EACH
47	310-0020	FLAT CABLE EACH
48	310-0020	FLAT CABLE EACH
49	310-0020	FLAT CABLE EACH
50	310-0020	FLAT CABLE EACH
51	310-0020	FLAT CABLE EACH
52	310-0020	FLAT CABLE EACH
53	310-0020	FLAT CABLE EACH
54	310-0020	FLAT CABLE EACH
55	310-0020	FLAT CABLE EACH
56	310-0020	FLAT CABLE EACH
57	310-0020	FLAT CABLE EACH
58	310-0020	FLAT CABLE EACH
59	310-0020	FLAT CABLE EACH
60	310-0020	FLAT CABLE EACH
61	310-0020	FLAT CABLE EACH
62	310-0020	FLAT CABLE EACH
63	310-0020	FLAT CABLE EACH
64	310-0020	FLAT CABLE EACH
65	310-0020	FLAT CABLE EACH
66	310-0020	FLAT CABLE EACH
67	310-0020	FLAT CABLE EACH
68	310-0020	FLAT CABLE EACH
69	310-0020	FLAT CABLE EACH
70	310-0020	FLAT CABLE EACH
71	310-0020	FLAT CABLE EACH
72	310-0020	FLAT CABLE EACH
73	310-0020	FLAT CABLE EACH
74	310-0020	FLAT CABLE EACH
75	310-0020	FLAT CABLE EACH
76	310-0020	FLAT CABLE EACH
77	310-0020	FLAT CABLE EACH
78	310-0020	FLAT CABLE EACH
79	310-0020	FLAT CABLE EACH
80	310-0020	FLAT CABLE EACH
81	310-0020	FLAT CABLE EACH
82	310-0020	FLAT CABLE EACH
83	310-0020	FLAT CABLE EACH
84	310-0020	FLAT CABLE EACH
85	310-0020	FLAT CABLE EACH
86	310-0020	FLAT CABLE EACH
87	310-0020	FLAT CABLE EACH
88	310-0020	FLAT CABLE EACH
89	310-0020	FLAT CABLE EACH
90	310-0020	FLAT CABLE EACH
91	310-0020	FLAT CABLE EACH
92	310-0020	FLAT CABLE EACH
93	310-0020	FLAT CABLE EACH
94	310-0020	FLAT CABLE EACH
95	310-0020	FLAT CABLE EACH
96	310-0020	FLAT CABLE EACH
97	310-0020	FLAT CABLE EACH
98	310-0020	FLAT CABLE EACH
99	310-0020	FLAT CABLE EACH
100	310-0020	FLAT CABLE EACH

1	ADDF	005
2	ADDF	005
3	ADDF	005
4	ADDF	005
5	ADDF	005
6	ADDF	005
7	ADDF	005
8	ADDF	005
9	ADDF	005
10	ADDF	005
11	ADDF	005
12	ADDF	005


P-82

ITEM	DESCRIPTION	QTY
1	STAP OPEN	1
2	CONTRACT 26 PWS	2
3	FLAT CABLE	2
4	FLAT TWP FOR FLAT CABLE	2
5	NOT MTL ADHESIVE	4

WANG PART NO. ITEM QTY  
350-013 1  
420-0069 2  
350-417 2  
60-0195 4



W.L. PART NO.	QTY
350-417	2
420-0069	2
350-013	1



THIS DRAWING IS THE PROPERTY OF WANG COMMUNICATIONS, INC. AND IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED THEREIN. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF WANG COMMUNICATIONS, INC.







WANG CORPORATION NEW YORK, N. Y.		
<b>WANG</b> CORPORATION NEW YORK, N. Y.	<b>WANG</b> CORPORATION NEW YORK, N. Y.	<b>WANG</b> CORPORATION NEW YORK, N. Y.
MODEL NO. 2236	TITLE 2236 DIRECT CABLE ASS'Y	SHEET NO. 6487-220
DATE APPROVED BY	APPROVED BY	DRAWING NUMBER
DATE APPROVED BY	APPROVED BY	DRAWING NUMBER

REV.	DESCRIPTION
1	REVISED PER ENCL. 493, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000


ITEM NO.	DESCRIPTION	QTY.	MATERIAL
1	CABLE SLEEVE	1	480-0071
2	CONNECTOR	2	350-1030
3	CONNECTOR	2	458-0321
4	CONNECTOR SHELL	2	350-4215
5	SLEEVE	1	605-0002
6	SLEEVE	1	605-0002
7	SLEEVE	1	605-0002
8	SLEEVE	1	605-0002
9	SLEEVE	1	605-0002
10	SLEEVE	1	605-0002
11	SLEEVE	1	605-0002
12	SLEEVE	1	605-0002
13	SLEEVE	1	605-0002
14	SLEEVE	1	605-0002
15	SLEEVE	1	605-0002
16	SLEEVE	1	605-0002
17	SLEEVE	1	605-0002
18	SLEEVE	1	605-0002
19	SLEEVE	1	605-0002
20	SLEEVE	1	605-0002
21	SLEEVE	1	605-0002
22	SLEEVE	1	605-0002
23	SLEEVE	1	605-0002
24	SLEEVE	1	605-0002
25	SLEEVE	1	605-0002
26	SLEEVE	1	605-0002
27	SLEEVE	1	605-0002
28	SLEEVE	1	605-0002
29	SLEEVE	1	605-0002
30	SLEEVE	1	605-0002



120-2236-10	1000	23
120-2236-9	200	11
120-2236-8	200	11
120-2236-7	200	11
120-2236-6	200	11
120-2236-5	200	11
120-2236-4	200	11
120-2236-3	200	11
120-2236-2	200	11
120-2236-1	200	11
120-2236-50	50	23
120-2236-25	25	23

NOTE:-


1. HARDWARE SUPPLIED WITH ITEM 4
2. USE STEELWEL ITEM 6 OVER DRAIN WIRE
3. SOLDER DRAIN WIRE TO ITEM 3
4. USE STEELWEL ITEM 7 OVER BLACK WIRES
5. APPLY MONTAGE MARKER APPROX WHERE SHOWN (2 PER CABLE)
6. ITEM 12 NOT SHOWN
7. ITEM 12 APPLIED AFTER INSULATION
8. CUT OFF DRAIN WIRE ON TERMINAL END




DATE	BY	REVISION

1 2 3 4 5 6 7

COMP. NO	WIRE NO	WIRE PAIR	FUNCTION	PC. NO	PC. NAME	PC. PART NO.
1	RED	PAIR	DATA	A	RESISTOR	82336
19	GRN	SOV	1			
2	RED	PAIR	DATA	K		
30	RED	SOV	L			
3	RED	PAIR	DATA	M		
21	GRN	SOV	J			
4	RED	PAIR	DATA	N		
22	GRN	SOV	M			
5	RED	PAIR	DATA	P		
23	BLU	SOV	N			
6	GRN	PAIR	DATA	E		
24	WHT	SOV	D			
7	GRN	PAIR	DATA	C		
25	YEL	SOV	B			
8	BLK	PAIR	DATA	F		
26	BLK	SOV	F			
9	GRN	PAIR	DATA	G		
27	YEL	SOV	F			
10	GRN	PAIR	ADDRESS	ID		
28	WHT	SOV	B			
11	BLU	PAIR	DATA	H		
29	BLU	SOV	B			
12	BLK	PAIR	DATA	I		
30	BLK	SOV	B			
13	BLU	PAIR	DATA	J		
31	BLK	PAIR	ADDRESS	J		
14	BLU	PAIR	DATA	K		
32	WHT	PAIR	DATA	L		
15	GRN	PAIR	DATA	M		
33	WHT	PAIR	DATA	L		
16	GRN	PAIR	DATA	N		
34	BLK	PAIR	ADDRESS	M		
17	GRN	PAIR	DATA	O		
35	WHT	PAIR	DATA	O		
18	GRN	PAIR	DATA	P		
36	BLK	PAIR	DATA	P		



1. SOLDER STEM 7 TO DRUM WIRE.
2. TIE DRUM WIRE PAIR LENGTH.
3. CUT EXTRA WIRES 2" LONG AND FOLD.
3. BACK SECURE UNDER STRAP.



**COPY**  
JUL 20 1979

WIRE NO	WIRE PAIR	FUNCTION
1	RED	DATA
2	GRN	SOV
3	RED	DATA
4	GRN	SOV
5	RED	DATA
6	GRN	SOV
7	GRN	ADDRESS
8	BLK	DATA
9	GRN	DATA
10	GRN	ADDRESS
11	BLU	DATA
12	BLK	DATA
13	BLU	DATA
14	BLU	DATA
15	GRN	DATA
16	GRN	DATA
17	GRN	DATA
18	GRN	DATA
19	GRN	SOV
20	RED	SOV
21	GRN	SOV
22	GRN	SOV
23	BLU	SOV
24	WHT	SOV
25	YEL	SOV
26	BLK	SOV
27	YEL	SOV
28	WHT	SOV
29	BLU	SOV
30	BLK	SOV
31	BLK	SOV
32	WHT	SOV
33	WHT	SOV
34	BLK	SOV
35	WHT	SOV
36	BLK	SOV

NO	QTY	DESCRIPTION	UNIT
12	1	STRAIN BELTIER CONER (SERIOUS)	
11	1	WANGSPLINE MARKER	
4	1/2	SHADES	
10	1/2	HEAT SHANK TUBING	
9	1	PRINTER COMM. LABEL	
8	2	TYRAP	
7	7	GROUP LUG	
6	1	GROUP STRAP	
5	6	SCREW CAPTIVE	
4	2	SCREW BELTIER COUPLER (TONGUES)	
3	1	CONNECTOR 3 LMS. (MALE)	
2	1	CABLE SCHEMATIC TA. SHIMMED	
1	1	P.C. BOARD 5222 C	

WANGS PART NO.	ITEM	QTY	NAME
12	1	1	STRAIN BELTIER CONER (SERIOUS)
11	1	1	WANGSPLINE MARKER
4	1/2	1/2	SHADES
10	1/2	1/2	HEAT SHANK TUBING
9	1	1	PRINTER COMM. LABEL
8	2	2	TYRAP
7	7	7	GROUP LUG
6	1	1	GROUP STRAP
5	6	6	SCREW CAPTIVE
4	2	2	SCREW BELTIER COUPLER (TONGUES)
3	1	1	CONNECTOR 3 LMS. (MALE)
2	1	1	CABLE SCHEMATIC TA. SHIMMED
1	1	1	P.C. BOARD 5222 C


DATE	APPROVED BY	DATE
7/27/79	LEWIS	

DATE	CONTROL	SCALE	REV
7/27/79	1/0	CABLE 2201 C	2

REV	DESCRIPTION	DATE
2	REV. REV. ENH.	7/27/79
1	REV. REV. ENH.	7/27/79

"THIS DRAWING AND THE DATA SHOWN THEREIN ARE THE PROPERTY OF WANG LABORATORIES, INC. AND ARE LOANED TO YOU BY WANG LABORATORIES, INC. THIS LOAN IS MADE ON THE UNDERSTANDING THAT YOU WILL NOT REPRODUCE OR TRANSMIT IN ANY MANNER OR BY ANY MEANS, IN ANY FORM OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF WANG LABORATORIES, INC. THE WRITING LOANED TO YOU BY THIS DRAWING IS LOANED TO YOU BY WANG LABORATORIES, INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY MANNER OR BY ANY MEANS, IN ANY FORM OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF WANG LABORATORIES, INC."



SEE NOTE 2

- NOTE:
1. WIRE AS FOLLOWS  
WIRE 1 TO POS 19  
WIRE 2 TO POS 1  
WIRE 3 TO POS 20
  2. PRECUT FLAT CABLE TO MEASURE 16 LONG
  3. SPLIT CABLE BACK 3" EACH SIDE.
  4. USE BUTTERFLY TO INSERT SINGLE WIRES TO CONN.
  5. TEAR OFF LAST FOUR CONDUCTORS

COPY

JUL 20 1979

350-4234	9	4	CAPTIVE SCREW	4-90	AMP
350-4225	3	4	STRAIN RELIEF 36 POS.		AMP
350-2082	2	2	CONN. 36 POS PLUS ASSY		AMP MALE
420-0045	1	1	FLAT CABLE		40 CONDUCTOR
WANG PART NO. ITEM QTY.		NAME		DATE	APPROVED BY
LABORATORIES, INC.		LABORATORIES, INC.		DWN	9/18/78
UNIVERSITY MICROFILMS INTL		UNIVERSITY MICROFILMS INTL		CHK	G. D.
SERVING SPECIFICATIONS		SERVING SPECIFICATIONS		E. C. CONTROL	11/14/78
MODEL NO. 2260BC		MODEL NO. 2260BC		DATE	11/24/78
FINISH		FINISH		DATE	11/24/78
TITLE		TITLE		DATE	11/24/78
36 COND FLAT CABLE 2260BC		36 COND FLAT CABLE 2260BC		DATE	11/24/78
WANG PART NUMBER		WANG PART NUMBER		DATE	11/24/78
220-3066		220-3066		DATE	11/24/78
SIZE		SIZE		DATE	11/24/78
B 6482-320		B 6482-320		DATE	11/24/78

NO	REVISION
0	ORC PER PW # 8569

2200 COMPUTER SYSTEM

APPENDIX G

TO

CUSTOMER ENGINEERING

PRODUCT MAINTENANCE MANUAL 729-0584-A



## TABLE OF CONTENTS

	<u>PAGE</u>
Chapter 1 Introduction	
G1.1 Scope and Purpose.....	G1-1
G1.2 Related Documentation.....	G1-1
G1.3 System Description.....	G1-1
G1.4 Specifications.....	G1-1
G1.5 System Configurations.....	G1-2
Chapter 2 Theory of Operation	
G2.1 Introduction.....	G2-1
G2.2 Functional Theory Of Operation.....	G2-1
G2.2.1 Control Memory.....	G2-1
G2.2.2 Bootstrap Proms.....	G2-1
G2.2.3 128K Data Memory.....	G2-1
G2.2.4 512K Data Memory.....	G2-3
Chapter 3 Operation	
G3.1 Scope.....	G3-1
Chapter 4 Installation and Checkout	
G4.1 Scope.....	G4-1
G4.2 Pre-Installation Site Check.....	G4-1
G4.3 Special Tools and Test Equipment.....	G4-1
G4.4 Unpacking Procedures.....	G4-1
G4.5 Inspection.....	G4-1
G4.6 System Configuration.....	G4-1
Chapter 5 Preventive and Corrective Maintenance	
G5.1 Scope.....	G5-1
Chapter 6 Illustrated Parts Breakdown	
G6.1 Scope.....	G6-1
Chapter 7 Troubleshooting Procedures	
G7.1 Scope.....	G7-1
Chapter 8 Schematics	
G8.1 Scope.....	G8-1

LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
G2-1.....	CPU/MEMORY BOARD.....	G1-2
G4-1.....	PC BOARD LOCATIONS.....	G4-2

## CHAPTER 1

### INTRODUCTION

#### G1.1 SCOPE AND PURPOSE

This Addendum provides maintenance information for WANG 2200 MVP-128 and 2200 MVP-512 Computer Systems. The material is designed to supplement the standard Product Maintenance Manual (729-0584-A1) for the 2200. The information in the Addendum is presented in the form "system differences" and should be used in conjunction with standard manual 729-0584-A1 to install and maintain the 2200 Computer System in the field. The information describing the system differences should be cross referenced to the full maintenance manual whenever using the Addendum.

-----NOTE-----

Throughout the remainder of this document, statements applicable to both the 2200 MVP-128 and MVP-512 systems will be identified as such by references to the '2200 MVP-128/512 System'. In cases where the two systems differ, the references will be qualified to explicitly indicate one system apart from the other.

-----

#### G1.2 RELATED DOCUMENTATION

Related Documentation for the 2200 Computer System is outlined on pages i through v of the Product Maintenance Manual.

#### G1.3 SYSTEM DESCRIPTION

The 2200 MVP-128/512 System is a single-board version of the existing 2200 MVP System. The new system utilizes VLSI (Very Large Scale Integration) technology to incorporate the 2200 discrete processor design into single chip form. This allows the 2200 CPU, control memory, and user memory to reside on one PC board. This new 2200 System uses Operating System 2.6, and is compatible with existing 2200 MVP software, diagnostics, and I/O options without modifications.

Two memory configurations are possible with the 2200 CPU/Memory Board; 32K Control/128K Data Memory with the MVP-128, and 32K Control/512K Data Memory with the MVP-512.

#### G1.4 SPECIFICATIONS

The CPU/Memory board (210-8034) is the only processor board required for operation of the 2200 MVP-128/512 system.



G1.5 SYSTEM CONFIGURATIONS

The CPU/Memory board (210-8034) duplicates all the functions of the old 2200's five board processor. As such, it is the only processor board required for operation of the system. Two versions of this board are available, depending on the Customers' needs. One version (210-8034-1A), contains 128K of Data Memory, and together with a new Motherboard (210-7498-1) and associated I/O Boards, become the 2200 MVP-128 Computer System. The other version of the board (210-8034-2A), contains 512K of Data Memory, and with the same motherboard and I/O boards as above, makes up the 2200 MVP-512 System.

-----NOTE-----  
REGARDLESS OF WHICH VERSION CPU/MEMORY BOARD IS BEING  
USED, IT MUST BE INSERTED IN THE MOTHERBOARD SLOT  
PREVIOUSLY ALLOTTED FOR THE REGISTERS AND I/O  
BOARD (REF. FIG. G4-1).  
-----

## CHAPTER 2

### THEORY OF OPERATION

#### G2.1 INTRODUCTION

This chapter provides a brief discussion of the electrical differences between the 2200 MVP and 2200 MVP-128/512 Systems. As mentioned in Chapter 1, the MVP-128/512 system requires only one PC board for processor operation. The MVP-128/512 uses Operating System 2.6 and is compatible with existing 2200 software, diagnostics, and I/O options, so that the VLSI configuration is completely transparent to the user.

#### G2.2 FUNCTIONAL THEORY OF OPERATION

The MVP-128/512 CPU/Memory board contains a Micro 2200 chip. This chip is a 121 pin gate-array which duplicates all the functions of the entire 2200 processor, which, in the past, was comprised of five boards. The chip requires +5 volts at VDD1-2 (pins B7 and M7) and ground at VSS1-2 (pins G2 and G12). A 5 MHz square wave at pin F1 provides the system clock.

##### G2.2.1 Control Memory

The CPU/Memory Board contains 32K of Control Memory. This is accomplished by loading 12 memory chips in board locations L13 through L18 and L20 through L25 (ref. Fig. G2-1).

Locations L1 through L12 of the CPU/Memory board are not loaded with memory chips. These locations are for possible future expansion.

The Control Memory is made up of 8K x 8 Static RAM configured in groups of three so that each group forms 8K of 24 bit words (one bank). Four of these groups (banks) produce 32K of control memory.


##### G2.2.2 Bootstrap Proms

Three 8K x 8 proms, configured to form 24 bit words, comprise the bootstrap prom. If the address decoded on the system busses is between 8000 and 83FF the bootstrap proms are enabled and chip select for the control memory store is inhibited.

##### G2.2.3 Data Memory

###### G2.2.3.1 128K Data Memory

With a 128K Data Memory configuration there are 2 banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 64K x 1 bit which produces 64K x 9 bits (8 bits data plus 1 bit parity) in each bank. Together the two banks produce 128K 8 bit bytes plus parity.



B-02190-FY85-1

**FIGURE G2-1 CPU/MEMORY BOARD  
G2-2**

#### G2.2.3.2 512K Data Memory

With a 512K memory configuration, there are 2 banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 256K x 1 bit which produces 256K x 9 bits (8 bits data plus 1 bit parity) in each bank. Together the two banks produce 512K 8 bit bytes plus parity.



## CHAPTER 3

## OPERATION

G3.1 SCOPE

The operating instructions for the 2200 MVP-128/512 system are identical to the MVP operating instructions outlined in chapter 4 of the maintenance manual 729-0584-A1. Refer to chapter 4 for a description of system initialization and operational procedures.



## CHAPTER 4

### INSTALLATION AND CHECKOUT

#### G4.1 SCOPE

The majority of the information necessary to unpack, inspect, install, and verify correct operation of the 2200 MVP-128/512 system is contained in chapter 3 of the maintenance manual 729-0584-A1. This chapter of the Addendum provides the installation data which is unique to the 2200 MVP-128/512 system and depicts an internal view of the unit to highlight system differences. Refer to chapter 3 of the maintenance manual 729-0584-A1 as well as the following material for complete information to install and checkout the 2200 MVP-128/512.

#### G4.2 PRE-INSTALLATION SITE CHECK

Same as section 2 of the maintenance manual 729-0584-A1.

#### G4.3 SPECIAL TOOLS AND TEST EQUIPMENT

Same as section 7.3.1 of the maintenance manual 729-0584-A1.

#### G4.4 UNPACKING PROCEDURES

Same as section 3 of the maintenance manual 729-0584-A1.

#### G4.5 INSPECTION


Same as section 3 of the maintenance manual 729-0584-A1.

#### G4.6 SYSTEM CONFIGURATION

1. Note that the proper motherboard (210-7498-1) is being used in the system.
2. Ensure that the CPU/Memory Board (210-8034-1A or 210-8034-2A) is placed into the proper motherboard slot. (Ref. Fig. G4-1.)
3. Install the applicable I/O boards as required by the customers' system configuration.

All other installation instructions and checkout procedures are identical to those outlined in section 3 of the maintenance manual 729-0584-A1.





B-02190-FY85-2

**VLSI PART NO. IDENTIFICATION**

CPU/MEMORY BOARD (128K) .....	210-8034-1A
CPU/MEMORY BOARD (512K) .....	210-8034-2A
MOTHERBOARD .....	210-7498-1

**FIGURE G4-1 PC BOARD LOCATION**  
G4-2

CHAPTER 5  
MAINTENANCE

The maintenance instructions for the 2200 MVP-128/512 are identical to the instructions outlined in section 7.1, 7.2, and 7.3 of the maintenance manual 729-0584-A1. Refer to these sections for a description of adjustments and procedures required for the 2200 computer system.



## CHAPTER 6

## ILLUSTRATED PARTS BREAKDOWN

G6.1 SCOPE

The only new field-replaceable items in the 2200 MVP-128/512 are the 128K CPU/Memory Board (210-8034-1A), the 512K CPU/Memory Board (210-8034-2A), and the Motherboard (210-7498-1). All other system components are identical to the 2200 MVP components outlined in the Product Maintenance Manual 741-0584-A1.



CHAPTER 7  
TROUBLESHOOTING

G7.1 SCOPE

The troubleshooting instructions for the 2200 MVP-128/512 system are identical to the instructions given in section 7.4 of the maintenance manual 729-0584-A1 with the following exceptions;

-----NOTE-----

When following the troubleshooting instructions contained in the maintenance manual 729-0584-A1, disregard references to individual CPU and Memory boards which are no longer in the system. These boards are;

210-6789	Memory Controller
210-6790	Instruction Counter
210-6791	Stack
210-6792	ALU
210-6793	Register I/O
210-6787	Data Memory
210-6788	Control Memory
210-7587	Data Memory
210-7588	Control Memory

Wherever instructed to replace these boards, replace the new CPU/Memory Board (210-8034), in its' place.

When a memory error has been diagnosed, do not attempt to replace the failed memory chip. These are not field-replaceable items. Replace the entire CPU/Memory Board.



CHAPTER 8

SCHEMATICS

G8.1 SCOPE

This chapter contains the schematics for the CPU/Memory Board (210-8034).







22"

17"

11"


8.5"

8.5"

11"

17"

22"



WANG	WANG ELECTRONICS	DATE	11/11/83
WANG ELECTRONICS	1111 E. BROAD	DESIGNED BY	DATE
1111 E. BROAD	HOUSTON, TEXAS 77002	BY	11/11/83
TEL	2200	PROJECT NO.	2000-09/HEALCEN N/L
FAX		REV.	D 0034 1
PHONE		DATE	10-20-83
		BY	

77

17"

11"

8.5"

8.5"

11"

17"

22"





17" 11" 8.5" 11" 8.5" 17"


E D C B A

2 3 4 5 6 7

17" 11" 8.5" 11" 8.5" 17"

E D C B A

2 3 4 5 6 7




NOTES:  
 1. UNLESS OTHERWISE SPECIFIED, EXPRESSED IN INCHES.  
 2. RESISTORS 020-RES ARE 1/2W 5% R/P/20 33-103.  
 3. ALL CAPACITORS ARE EXPRESSED IN MICROFARADS.

WANG		WANG ELECTRONIC CORP.		DATE	
MODEL NO. 2200		E.C. CONTROL		APPROVED BY	
SEE DRAWING SPECIFICATIONS		MS. E/C-2		DATE	
FINISH		TITLE		DRAWING NUMBER	
210-8034-R1		2200 CPU/MEMORY N/L		8034	
1		ASSEMBLY DRAWING		1	

REV.	DATE	BY	CHK.	APP.	DESCRIPTION
1					DCM-#00244
2					DCM-#00244
3					DCM-#00244
4					DCM-#00244
5					DCM-#00244
6					DCM-#00244
7					DCM-#00244

THIS DRAWING IS THE PROPERTY OF WANG ELECTRONIC CORP. IT IS TO BE USED ONLY FOR THE MANUFACTURE OF WANG ELECTRONIC CORP. PRODUCTS. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF WANG ELECTRONIC CORP.



APPENDIX ICPU/MEMORY PCB UPGRADE OPTIONSI.1.1 INTRODUCTIONI.1.1.1 Scope and Purpose

The scope and purpose of this manual is to provide the Wang Customer Engineer with the information necessary to install, troubleshoot, and repair the Wang 2200 Computer System in the field. Familiarity with the Wang 2200 product line is recommended for effective use of this manual.

The 2200 Computer System is an interactive, multi-user, multi-task, disk-based computer system, utilizing VLSI [Very Large Scale Integration] technology. The 2200 Computer System supports up to 16 terminals and 16 jobs [partitions] concurrently as well as a wide range of peripheral devices, such as printers, plotters, disk drives, tape drives, and TC devices. Disk drive sharing for up to 15 additional CPUs is also available as an option.

By utilizing VLSI, the 2200 Computer System processor design is incorporated into a single chip. This allows the 2200 CPU, control memory, and user memory to reside on a single PC board. The two models of the 2200 Computer System offered are the 2200 MVP-128 that contains 128KB of Data Memory and the 2200 MVP-512 which contains 512KB of Data Memory. Both systems, however, contain 32K of Control Memory. In addition, these two existing 128KB or 512KB CPU PCBs may be upgraded to Enhanced CPU/Memory configurations via upgrade kits.

I.2.1 DIAGNOSTIC ERROR MESSAGESI.2.1.1 AEDM Errors (Addressing Error in Data Memory)

## NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

AEDM ss.aaaa ss.bbbb xx

Where:

ss=Memory bank containing the error.  
 aaaa=Address of the data in error.  
 bbbb=Conflicting Address  
 xx=XOR of the "expected" and  
 "actually read" data.

This error indicates that writing to location "bbbb" seems to modify location "aaaa". The "1" bits in the "xx" field of the display indicate which bits have been modified. The error could also occur if a chip at location "aaaa" had a marginal failure.



I.2.1.2 BEDM Errors (Bit Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

BEDM ss.aaaa xxyy

Where:

ss=Memory bank containing the error.  
aaaa=Address of the data in error.  
xxyy=XOR of the data "actually read" from data memory with the data that was "expected" to be there.

This error implies that a memory error was detected while reading data memory. The "1" bits in the "xxyy" field of the display indicate which bit[s] are not correct. If all the bits are zero, one of the two parity bits associated with the pair of bytes is incorrect.

I.2.1.3 PEDM Errors (Parity Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

PEDM ss.aaaa

Where:

ss=Memory bank containing the error.  
aaaa=Data Memory Address at the time of the error. This is probably, but not necessarily, the address of the memory location with bad parity.

This error implies that bad parity was detected during a read of an 8-bit User/Data Memory.

I.2.1.4 REDM Errors (Read Error in Data Memory)

## NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

REDM ss.aaaa xx

Where:

ss=Memory bank containing the error.  
 aaaa=Address of the data in error.  
 xx=XOR of the data in memory with the data that was expected to be there.

This error implies that a memory error was detected while reading User/Data memory. The "1" bits on the "xx" field of the display indicate which bits are not correct. If all the bits are zero, a bit in the other byte of the pair of bytes is incorrect.

I.2.1.5 VEDM Errors (Verify Error in Data Memory)

## NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

VEDM ss.aaaa

Where:

ss=Memory bank containing the error.  
 aaaa=Address of the data in error.

This error is reported to a system program being given control after loading, or when memory is verified in response to RESET or CLEAR being executed. The area of User/Data Memory used for storing constants [BASIC verb tables, math constants, messages] does not verify correctly.

### I.3.1 INSTALLING OPTIONS

#### I.3.1.1 Existing 2200 CPU/Memory PCB Upgrades

Existing 128KB or 512KB CPU PCB users have the option of direct swap-out replacement of current 128KB or 512KB CPU PCBs for the Enhanced CPU PCBs, by ordering Upgrade kits as follows:

<u>Kit Name</u>	<u>Kit P/N</u>	<u>Kit Description</u>	<u>Enhanced CPU PCB P/N</u>
UJ 5057	289-0969	128KB PCB to 512KB PCB	210-8937-B
UJ 5065	289-0968	128KB PCB to 1MB PCB	210-8937-C
UJ 5066	289-0967	128KB PCB to 2MB PCB	210-8937-D
UJ 5067	289-0966	128KB PCB to 4MB PCB	210-8937-E
UJ 5068	289-0965	128KB PCB to 8MB PCB	210-8937-F
UJ 5069	289-0964	512KB PCB to 1MB PCB	210-8937-C
UJ 5070	289-0963	512KB PCB to 2MB PCB	210-8937-D
UJ 5071	289-0962	512KB PCB to 4MB PCB	210-8937-E
UJ 5072	289-0961	512KB PCB to 8MB PCB	210-8937-F

#### CPU/Memory PCB Replacement Instructions:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove the existing 128KB or 512KB CPU PCB (Ref. section 7.1.1).
- 3) Install the Enhanced CPU PCB replacement (Ref. reverse steps of section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

#### I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades

##### NOTE

When the accessed memory exceeds 512KB, Operating System Version 3.1 minimum is required.

##### NOTE

The Micro Diagnostic for Enhanced Memory Test is incorporated in the Operating System Release 3.1.

### I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)

#### 2200 CPU/Memory PCB Upgrade Kits:

<u>MODEL NUMBER</u>	<u>DESCRIPTION</u>
UJ-5057	128KB to 512KB Memory Upgrade
UJ-5059	1MB to 2MB Memory Upgrade
UJ-5060	1MB to 4MB Memory Upgrade
UJ-5061	1MB to 8MB Memory Upgrade
UJ-5062	2MB to 4MB Memory Upgrade
UJ-5063	2MB to 8MB Memory Upgrade
UJ-5064	4MB to 8MB Memory Upgrade
UJ-5065	128KB to 1MB Memory Upgrade
UJ-5066	128KB to 2MB Memory Upgrade
UJ-5067	128KB to 4MB Memory Upgrade
UJ-5068	128KB to 8MB Memory Upgrade
UJ-5069	512KB to 1MB Memory Upgrade
UJ-5070	512KB to 2MB Memory Upgrade
UJ-5071	512KB to 4MB Memory Upgrade
UJ-5072	512KB to 8MB Memory Upgrade

#### 2200 CPU/Memory PCB Upgrade Kit Contents:

Each Upgrade Kit includes the following items:

- PAL chip specifically tailored to desired Upgrade Memory size
- Necessary quantity of additional SIMMs Memory Modules to accomplish the upgrade
- Operating System installed on diskette only

#### Enhanced CPU/Memory PCB Upgrade Installation Instructions:

Presently installed CPU/Memory PCBs may be upgraded to Enhanced CPU/Memory by ordering upgrade kits as follows:

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
128KB	512KB	UJ5057	289-0969	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-B (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
128KB	1MB	UJ5065	289-0968	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-C (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
128KB	2MB	UJ5066	289-0967	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-D (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
128KB	4MB	UJ5067	289-0966	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-E (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
128KB	8MB	UJ5068	289-0965	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-F (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
512KB	1MB	UJ5069	289-0964	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-C (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
512KB	2MB	UJ5070	289-0963	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-D (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
512KB	4MB	UJ5071	289-0962	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-E (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
512KB	8MB	UJ5072	289-0961	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-F (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
1MB	2MB	UJ5059	289-0960	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3486) and two (2) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
- 5) Insert two (2) 1MB SIMMs Modules from the kit into the first two (2) empty SIMMs sockets starting at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
- 7) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 8) Power-up system (Ref. reverse steps of section 3.7).
- 9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
1MB	4MB	UJ5060	289-0959	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3487) and four (4) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
- 5) Insert four (4) 1MB SIMMs Modules from the kit into the first four (4) empty SIMMs sockets starting at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
- 7) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 8) Power-up system (Ref. reverse steps of section 3.7).
- 9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).



Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
1MB	8MB	UJ5061	289-0958	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and eight (8) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
- 5) Insert eight (8) 1MB SIMMs Modules from the kit into the eight (8) empty SIMMs sockets at the bottom of the SIMMs PCB connectors (Ref. Figures I-1 and I-3).
- 6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
- 7) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 8) Power-up system (Ref. reverse steps of section 3.7).
- 9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
2MB	4MB	UJ5062	289-0957	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3487) and two (2) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Insert the two (2) additional 1MB x 9 SIMMs Modules from the kit into the first two (2) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 5) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 6) Power-up system (Ref. reverse steps of section 3.7).
- 7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
2MB	8MB	UJ5063	289-0956	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and six (6) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Insert the six (6) additional 1MB x 9 SIMMs Modules from the kit into the first six (6) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 5) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 6) Power-up system (Ref. reverse steps of section 3.7).
- 7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

<u>UPGRADE FROM</u>	<u>UPGRADE TO</u>	<u>UPGRADE KIT NUMBER</u>	<u>PART NUMBER</u>	<u>UPGRADE COMMENTS</u>
4MB	8MB	UJ5064	289-0955	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and four (4) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Insert the four (4) additional 1MB x 9 SIMMs Modules from the kit into the first four (4) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 5) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 6) Power-up system (Ref. reverse steps of section 3.7).
- 7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)




Figure I-1. Enhanced 2200 CPU/Memory PCB Components Layout


I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)

Figure I-2. Enhanced 2200 CPU/Memory PCB SIMMs Module Removal

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)




Figure I-3. Enhanced 2200 CPU/Memory SIMMs Module Insertion


I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)

Figure I-4. Enhanced 2200 SIMMs CPU/Memory PCB Jumpers

I.4.1 FUNCTIONAL DESCRIPTION

I.4.1.1 Introduction

The overall operation of the Micro VP-1 and VP-2 is controlled by the CPU/Memory Board (P/N 210-8034-1, 210-8034-2 or 210-8937-A thru F). This new Enhanced CPU/Memory PCB increases the maximum system memory to 8MB. This increased memory allows the user to allocate up to 1MB for user partitions. Memory not allocated to user partitions will be reserved for RAMDISK. This section provides a brief description of this CPU.

## I.4.2 CPU FUNCTIONAL THEORY

### I.4.2.1 128KB Data Memory (2200 - Original CPU PCB)

With a 128K Data Memory configuration there are two banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 64K x 1 bit which produces 64K x 9 bits [8 data bits plus 1 parity bit] in each bank. Together the two banks produce 128K 8 bit bytes plus parity. Operation of the data memory is controlled by the Data Memory Controller chip.




Figure I-5. 2200 Original CPU/Data Memory PCB (128KB)



I.4.2.2 128KB Data Memory (2200 - Enhanced CPU PCB)

With a 128K Data Memory configuration there are two 256KB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 128K 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-6. 2200 Enhanced CPU/Data Memory PCB (128KB)

### I.4.2.3 512KB Data Memory (2200 - Original CPU PCB)

With a 512K Data Memory configuration there are two banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] in each bank. Together the two banks produce 512K 8 bit bytes plus parity. Operation of the data memory is controlled by the Data Memory Controller chip.




Figure I-7. 2200 Original CPU/Data Memory PCB (512KB)

I.4.2.4 512KB Data Memory (2200 - Enhanced CPU PCB)

With a 512K Data Memory configuration there are two 256K SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 512K 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-8. 2200 Enhanced CPU/Data Memory PCB (512KB)

#### I.4.2.5 1MB Data Memory (2200 - Enhanced CPU PCB)

With a 1MB Data Memory configuration there are four 256K SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the four SIMMs modules produce 1MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-9. 2200 Enhanced CPU/Data Memory PCB (1MB)

#### I.4.2.6 2MB Data Memory (2200 - Enhanced CPU PCB)

With a 2MB Data Memory configuration there are two 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 2MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-10. 2200 Enhanced CPU/Data Memory PCB (2MB)

### I.4.2.7 4MB Data Memory (2200 - Enhanced CPU PCB)

With a 4MB Data Memory configuration there are four 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the four SIMMs modules produce 4MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-11. 2200 Enhanced CPU/Data Memory PCB (4MB)

#### I.4.2.8 8MB Data Memory (2200 - Enhanced CPU PCB)

With a 8MB Data Memory configuration there are eight 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the eight SIMMs modules produce 8MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-12. 2200 Enhanced CPU/Data Memory PCB (8MB)

### I.4.3 Memory Partitioning

When using the 512KB Memory, the maximum memory partition size is 28KB if all 16 partitions are used. When Main Memory is increased to 1MB, the maximum memory partition size will increase to 56KB.

### I.4.4 Enhanced CPU/Memory Board Block Diagram

The Enhanced CPU/Memory Board Block Diagram is not included in this edition of the Micro VP Computer System Manual. This information will be provided in a subsequent edition.

#### Programmable Array Logic (PAL):

Data Memory Addressing is accomplished on the Enhanced CPU Board via PAL circuitry at CPU Board location L2. PAL logic chips are programmable 20 pin DIP packaged AND array that provides inputs to a fixed OR array. Based on proven fuseable-link technology, PALs solve three problem areas which are:

- Decreasing board space due to increasing board density
- Inventory reduction due to less need for logic chips
- PALs accept fast internal design changes limited to fuseable links


Programmable Array Logic (PAL) chips greatly enhance 32 bit design, performance and unique operation of 16 bit processors.



I.5.1 ILLUSTRATED PARTS

I.5.1.1 System Components (Sheet 1 of 3)

<u>Item</u>	<u>Part Number</u>	<u>Description</u>
1	210-8034-1	128KB CPU Board (Original CPU)
2	210-8034-2	512KB CPU Board (Original CPU)



DATA MEMORY CONTROLLER

Figure I-13. 2200 Computer System Components

I.5.1.1 System Components (Sheet 2 of 3)

Item	Part Number	Description
3	210-8937-A	128KB CPU Board (Enhanced CPU Model)
4	210-8937-B	512KB CPU Board (Enhanced CPU Model)
5	210-8937-C	1MB CPU Board (Enhanced CPU Model)
6	210-8937-D	2MB CPU Board (Enhanced CPU Model)
7	210-8937-E	4MB CPU Board (Enhanced CPU Model)
8	210-8937-F	8MB CPU Board (Enhanced CPU Model)




Figure I-14. 2200 Computer System Components

I.5.1.1 System Components (Sheet 3 of 3)

<u>Item</u>	<u>Part Number</u>	<u>Description</u>
9	377-4508	256KB SIMMs CPU Memory Module
10	377-4513	1MB SIMMs CPU Memory Module
11	377-3483	Memory PAL (L2) (128KB CPU Memory Board)
12	377-3484	Memory PAL (L2) (512KB CPU Memory Board)
13	377-3485	Memory PAL (L2) (1MB CPU Memory Board)
14	377-3486	Memory PAL (L2) (2MB CPU Memory Board)
15	377-3487	Memory PAL (L2) (4MB CPU Memory Board)
16	377-3488	Memory PAL (L2) (8MB CPU Memory Board)




Figure I-15. 2200 Computer System Components



## North America:

**Alabama**  
Birmingham  
Mobile

**Alaska**  
Anchorage

**Arizona**  
Phoenix  
Tucson

**California**  
Fresno  
Inglewood  
Los Angeles  
Sacramento  
San Diego  
San Francisco  
San Mateo  
Sunnyvale  
Tustin  
Ventura

**Colorado**  
Denver

**Connecticut**  
New Haven  
Stamford  
Wethersfield

**District of Columbia**  
Washington

**Florida**  
Jacksonville  
Miami  
Orlando  
Tampa

**Georgia**  
Atlanta

**Hawaii**  
Honolulu

**Illinois**  
Chicago  
Morton  
Park Ridge  
Rock Island

**Indiana**  
Indianapolis  
South Bend

**Kansas**  
Overland Park  
Wichita

**Kentucky**  
Louisville

**Louisiana**  
Baton Rouge  
Metairie

**Maryland**  
Rockville  
Towson

**Massachusetts**  
Boston  
Burlington  
Littleton  
Lowell  
Tewksbury  
Worcester

**Michigan**  
Grand Rapids  
Okemos  
Southfield

**Minnesota**  
Eden Prairie

**Missouri**  
Creve Coeur

**Nebraska**  
Omaha

**Nevada**  
Reno

**New Hampshire**  
East Derry  
Manchester

**New Jersey**  
Howell  
Mountainside

**New Mexico**  
Albuquerque

**New York**  
Albany  
Buffalo  
Lake Success  
New York City  
Rochester  
Syracuse

**North Carolina**  
Charlotte  
Greensboro  
Raleigh

**Ohio**  
Cincinnati  
Columbus  
Middleburg Heights  
Toledo

**Oklahoma**  
Oklahoma City  
Tulsa

**Oregon**  
Beaverton  
Eugene

**Pennsylvania**  
Allentown  
Camp Hill  
Erie  
Philadelphia  
Pittsburgh  
Wayne

**Rhode Island**  
Cranston

**South Carolina**  
Charleston  
Columbia

**Tennessee**  
Chattanooga  
Knoxville  
Memphis  
Nashville

**Texas**  
Austin  
Dallas  
Houston  
San Antonio

**Utah**  
Salt Lake City

**Virginia**  
Newport News  
Richmond

**Washington**  
Seattle  
Spokane

**Wisconsin**  
Brookfield  
Madison  
Milwaukee

**Canada**  
Wang Laboratories  
(Canada) Ltd.  
Don Mills, Ontario  
Calgary, Alberta  
Edmonton, Alberta  
Winnipeg, Manitoba  
Ottawa, Ontario  
Montreal, Quebec  
Burnaby, B.C.

## International Subsidiaries:

**Australia**  
Wang Computer Pty. Ltd.  
Sydney, NSW  
Melbourne, Vic.  
Canberra, A.C.T.  
Brisbane, Qld.  
Adelaide, S.A.  
Perth, W.A.  
Darwin, N.T.

**Austria**  
Wang Gesellschaft M.B.H.  
Vienna

**Belgium**  
Wang Europe, S.A.  
Brussels  
Erpe-Mere

**Brazil**  
Wang do Brasil  
Computadores Ltda.  
Rio de Janeiro  
Sao Paulo

**China**  
Wang Industrial Co., Ltd.  
Taipei, Taiwan

**France**  
Wang France S.A.R.L.  
Bagnolet  
Ecully  
Nantes  
Toulouse

**Great Britain**  
Wang Electronics Ltd.  
Northwood Hills, Middlesex  
Northwood, Middlesex  
Harrogate, Yorkshire  
Glasgow, Scotland  
Uxbridge, Middlesex

**Hong Kong**  
Wang Pacific Ltd.  
Hong Kong

**Japan**  
Wang Computer Ltd.  
Tokyo

**Netherlands**  
Wang Nederland B.V.  
Ijsselstein

**New Zealand**  
Wang Computer Ltd.  
Grey Lynn, Auckland

**Panama**  
Wang de Panama  
(CPEC) S.A.  
Panama

**Republic of Singapore**  
Wang Computer Pte., Ltd.  
Singapore

**Republic of South Africa**  
Wang Computers  
(South Africa) (Pty.) Ltd.  
Bordeaux, Transvaal  
Durban  
Capetown

**Sweden**  
Wang Skandinaviska AB  
Solna  
Gothenburg  
Arloev  
Vasteras

**Switzerland**  
Wang S.A./A.G.  
Zurich  
Bern  
Pully

**West Germany**  
Wang Laboratories GmbH  
Berlin  
Cologne  
Duesseldorf  
Fellbach  
Frankfurt/M.  
Freiburg/Brsq.  
Hamburg  
Hannover  
Kassel  
Munich  
Nuernberg  
Stuttgart

## International Representatives:

Argentina  
Bolivia  
Canary Islands  
Chile  
Colombia  
Costa Rica  
Cyprus  
Denmark  
Dominican Republic  
Ecuador  
Finland  
Ghana  
Greece  
Guatemala  
Iceland  
India  
Indonesia  
Iran  
Ireland  
Israel  
Italy  
Jamaica  
Japan  
Jordan

Kenya  
Korea  
Lebanon  
Liberia  
Malaysia  
Mexico  
Morocco  
Nicaragua  
Nigeria  
Norway  
Pakistan  
Peru  
Philippines  
Portugal  
Saudi Arabia  
Spain  
Sri Lanka  
Syria  
Thailand  
Tunisia  
Turkey  
United Arab Emirates  
Venezuela  
Yugoslavia

**WANG**

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 851-4111, TWX 710 343-6769, TELEX 94-7421

Printed in U.S.A.  
13-4635