03-0071-1
IV.A.3M

Customer Engineering Division

J. Carter Thompson
326 Ilimano St.
Kailua, HI 96734



DIAGNOSTICS 3.34

ADDRESSES 3.4

CPU PCB LAYOUT 4.9

CPU VOLTAGE ADJUST 7.5

2236D VOLTAGE ADJ. 7.7

CABLE 1.3

PCB LIST 1.22

MEMORY POWER UP DIAG 6.23

Model 2200MVP

Maintenance Manual

J. Carter Thompson
326 Ilimano St.
Kailua, HI 96734

WANG

REORDER NUMBER
729-0584

WANG

J. Carter Thompson
326 Ilimano St.
Kailua, HI 96734

4103

2200 COMPUTER

Model: MVP

J. Carter Thompson
326 Ilimano St.
Kailua, HI 96734

COMPANY PROPRIETARY STATEMENT

This document is the property of Wang Laboratories, Inc. All information contained herein is considered Company Proprietary, and its use is restricted solely to assisting you in servicing Wang products. Neither this document nor its contents may be disclosed, copied, revealed, or used in whole or in part for any other purpose without the prior written permission of Wang Laboratories, Inc. This document must be returned upon request of Wang Laboratories, Inc.

Customer Engineering
Product Maintenance Manual

729-0584-A

PREFACE

This documentation package for the 2200MVP Computer consists of five separate publications including a basic Product Maintenance Manual (PMM), along with a Service Newsletter (SN) and three Product Service Notices (PSN's) inserted at the end of the PMM. The five publications are as follows:

1. PMM 729-0584: This version of the 2200MVP Computer PMM contains a new Illustrated Parts Breakdown (IPB) for the 2200MVP-A to replace the original Bill of Materials (BOM) in Appendix E

2. SN 729-0586: 2200VP/MVP Fan Replacement With Large I/O Controllers

3. PSN 729-0813: Model 2236MXD (WL# 177-3236-1) MUX/Controller

4. PSN 729-0814: Model 22C32 (WL# 212-3012) Triple Controller

5. PSN 729-1020: Installation of Option "C" Into 2200 MVP System

The scope of this documentation package reflects the type of maintenance philosophy selected for this product (swap unit, printed circuit assembly, chip level or any combination thereof). It's purpose is to provide the Wang-trained Customer Engineer (CE) with instructions to operate, troubleshoot and repair the 2200MVP Computer.

Second Edition (January 1984)

This edition of the 2200MVP PMM obsoletes document numbers 729-0584, 729-0586, 729-0813, 729-0814, and 729-1020. The material in this document may only be used for the purpose stated in the Preface. Updates and/or changes to this document will be published as PSN's or subsequent editions.

This document is the property of Wang Laboratories, Inc. All information contained herein is considered company proprietary, and its use is restricted solely for the purpose of assisting the Wang-trained CE in servicing this Wang product. Reproduction of all or any part of this document is prohibited without the prior consent of Wang Laboratories, Inc.

© Copyright WANG Labs., Inc. 1984

5.6 ASSIGNMENT, ATTACHMENT, AND FOREGROUND/BACKGROUND PROCESSING ...5-9
5.6.1 ASSIGNMENT 5-9
5.6.2 ATTACHMENT 5-10
5.7 "RELEASING" A TERMINAL 5-11
5.8 "RELEASING" A PARTITION 5-13
5.9 "GLOBAL" PARTITIONS 5-15
5.10 "UNIVERSAL GLOBAL" PARTITIONS 5-15
5.11 USER PROGRAM EXECUTION 5-16
5.11.1 GENERAL 5-16
5.11.2 SUBROUTINES 5-16
5.11.3 THE TEXT POINTER, THE POINTER TABLE, & INTERNAL STACKS 5-17
5.12 ALLOCATION AND HANDLING OF PERIPHERALS 5-20
5.12.1 GENERAL 5-20
5.12.2 BACKGROUND PRINTING 5-23

SECTION 6 DIAGNOSTICS

6.1 GENERAL INTRODUCTION 6-1
6.2 MICROCODE DIAGNOSTICS 6-1
6.2.1 LOADING SYSTEM FILES 6-1
6.2.1.1 BOOTSTRAP SPECIAL FUNCTION KEYS 6-2
6.2.2 MICROCODE DIAGNOSTICS DESCRIPTION 6-5
6.2.3 USER DIAGNOSTICS 6-6
6.2.4 FIELD SERVICE DIAGNOSTICS 6-6
6.2.5 SPECIAL-FUNCTION KEY DEFINITIONS FOR BOOTSTRAP MENUS ...6-7
6.3 SYSTEM DIAGNOSTIC DISPLAYS 6-9
6.3.1 CPU DIAGNOSTIC 6-9
6.3.2 CONTROL MEMORY DIAGNOSTICS 6-11
6.3.2.1 ADDRESSING 6-11
6.3.2.2 MAT C&S 6-11
6.3.2.3 ROWPAT 6-12
6.3.3 DATA MEMORY (USER MEMORY) DIAGNOSTICS 6-13
6.3.3.1 ADDRESSING 6-13
6.3.3.2 MAT C&S 6-14
6.3.3.3 ROWPAT 6-15
6.3.4 DIAGNOSTIC ERROR MESSAGE INFORMATION & IDENTIFICATION OF FAULTY RAMS 6-16
6.3.4.1 ERROR MESSAGE INFORMATION FOR CONTROL MEMORY TESTS 6-16
6.3.4.2 ERROR MESSAGE INFORMATION FOR DATA MEMORY TESTS 6-18
6.3.4.3 MEMORY DIAGNOSTIC INTERPRETATION USING THE MEMORY ERROR CHIP IDENTIFICATION (MECI) PROGRAM ..6-22
6.3.4.4 MEMORY DIAGNOSTIC INTERPRETATIONS BY DIAGRAM 6-22
6.3.5 REGISTER DIAGNOSTICS 6-26
6.3.5.1 GENERAL PURPOSE REGISTERS 6-26
6.3.5.2 GENERAL REGISTERS ERROR DISPLAYS 6-27
6.3.5.3 AUXILIARY/STACK 6-28
6.3.5.4 AUXILIARY/STACK ERROR DISPLAYS 6-29
6.3.5.5 STACK/AUXILIARY 6-30
6.3.5.6 STACK/AUXILIARY ERROR DISPLAYS 6-31
6.4 BASIC-2 LANGUAGE DIAGNOSTIC DISPLAYS 6-32
6.5 2236D AND 2236MXD DIAGNOSTIC PROCEDURES 6-34

SECTION 7 SYSTEM-LEVEL MAINTENANCE, ADJUSTMENTS, AND TROUBLESHOOTING

7.1 PREVENTIVE MAINTENANCE 7-1
7.1.1 CENTRAL PROCESSING UNIT 7-1
7.1.2 2236D INTERACTIVE TERMINALS 7-2
7.1.3 PREVENTIVE MAINTENANCE FOR SYSTEM PERIPHERALS 7-3
7.2 SYSTEM LEVEL PREVENTIVE MAINTENANCE 7-3
7.2.1 LUBRICATION 7-3
7.2.2 SYSTEM ECN'S 7-3
7.3 ADJUSTMENTS 7-3
7.3.1 RECOMMENDED TEST EQUIPMENT/TOOL LIST 7-4
7.3.2 CPU VOLTAGE ADJUSTMENT PROCEDURE 7-5
7.3.3 2236D ADJUSTMENTS 7-7
7.3.3.1 2236D VOLTAGE ADJUSTMENT PROCEDURE 7-7
7.3.3.2 VIDEO DISPLAY UNIT ADJUSTMENTS 7-8
7.3.3.2.1 SAFETY WARNING 7-8
7.3.3.2.2 MOTOROLA DISPLAY CHASSIS 7-9
7.3.3.2.3 WANG DISPLAY CHASSIS 7-12
7.4 TROUBLESHOOTING THE 2200MVP 7-15
7.4.1 THE CENTRAL PROCESSING UNIT 7-15
7.4.2 THE SYSTEM PERIPHERALS 7-16
7.4.3 2200MVP TROUBLESHOOTING FLOWCHART 7-16

SECTION 8 UPGRADES/CONVERSIONS

8.1 VP TO MVP CONVERSIONS 8-1
8.1.1 CENTRAL PROCESSING UNIT 8-1
8.1.2 2270 TO 2270A-D CONVERSION 8-1
8.1.3 2270A TO 2270A-D CONVERSION 8-1
8.1.4 2236 TO 2236D CONVERSION 8-1
8.1.5 2236MXC TO 2236MXD CONVERSION 8-1
8.2 MVP TO MVP-A CONVERSION 8-2
8.3 2200MVP EXPANDED MEMORY 8-2
8.3.1 BOOTSTRAP PROMS 8-2
8.3.2 OPERATING SYSTEM 8-3
8.3.3 DIAGNOSTICS 8-3
8.3.4 HARDWARE CHANGE 8-3
8.3.5 CONVERSION KITS 8-6

APPENDIX A 2236D CHARACTER SET A-1

APPENDIX B 2200MVP ERROR CODES B-1

APPENDIX C CPU MOTHERBOARD (6798) MNEMONICS C-1

APPENDIX D 2200MVP SIGNAL RUN LIST D-1

APPENDIX E BILL OF MATERIALS E-1

APPENDIX F ELECTRICAL SCHEMATICS AND ASSEMBLY DRAWINGS F-1

APPENDIX G 2200MVP-128/512 ..... G-1

APPENDIX H 2275 MULTIPLEXER/MULTIPLEXER EXTENDER OPTION H-1

APPENDIX I CPU/MEMORY PCB UPGRADE OPTIONS I-1

SECTION 3
SYSTEM INSTALLATION

3.1 GENERAL

This section contains installation, checkout, and system interconnection instructions for the Model 2200MVP computer system. Because of the wide range of peripherals available to this system, it would be impractical to present here a full installation procedure for each. All available peripherals are fully documented in other Wang or OEM publications. For complete information on any specific peripherals, refer to the 2200MVP SYSTEM-LEVEL DOCUMENTATION list, contained in the preface of this manual.

3.2 UNPACKING AND INCOMING INSPECTION

Each peripheral model has its own inspection procedure. Refer to the maintenance publications named in the 2200MVP System-Level Documentation list for specific unpacking and inspection procedures. In all cases, the critical assemblies must be inspected, first for damage and then for proper adjustment.

The following general guidelines for unpacking and inspection apply to all 2200MVP system units:

A. Check to be certain that all equipment (peripherals, cables, stands, etc.) has been delivered.

B. Unpack each unit, using extreme caution, especially with the workstations. For shipping, larger peripherals are generally bolted to wooden skids and enclosed in cardboard shipping boxes. Carefully remove these packing containers, using pry bars and open-end wrenches as needed.

C. Inspect each unit for shipping damage. Immediately report any physical damage to the shipping carrier and the Home Office.

D. Move the units to their permanent locations. During transit, protect the cabinets from scratches, keeping the protective wrapping on the units until they are in their final positions.

E. Remove the covers from the CPU and other peripheral devices. Remove any shipping clamps. Inspect the units for damaged or loosened assemblies. Also check for loose hardware. Ensure that the units are throughly clean. Be certain that each printed circuit board, including the power supply board, is in its proper location and fully seated.

F. Assemble the peripherals, as necessary. For workstations, this step will include the installation of PC boards; for other peripherals, this step will include the installation of accessories, such as paper racks for printers.

G. Inspect the storage media (diskettes, tapes, etc.) for damage.

H. Check the electrical wiring of the computer room to ensure that the electrical requirements of the 2200MVP system will be met. Pay particular attention to grounding. This topic is covered in detail in Section 2.

H. Set the device switches and baud rate switches where applicable, as described in the following paragraphs. Also where applicable, set the AC voltage (115/230) and line frequency (50Hz/60Hz) switches.

I. Route peripheral cables to the CPU as described in section 3.5.

3.3 BAUD RATE SELECTION

Four 2236D Terminals can be attached to one 2236MXD controller, and a maximum of two 2236MXD controllers may be used in a 2200MVP system.

The baud rate setting of the each port of the 2236MXD controller must match the baud rate setting of its corresponding terminal. For systems used in local operation (without modem), the baud rate may be set as high as 19.2K baud, regardless of cable length. For remote operation, the baud rate of the terminal must be set to match the baud rate of the modem. Asynchronous communications modems are available for transmission speeds as high as 2400 baud.

3.3.1 2236D TERMINAL 5-BANK BAUD RATE SWITCH

Set the baud rate switch on the 7292-1 board of each 2236D Terminal. When the terminal cover is on, access to the baud rate switch is through the large plug-button on the rear of the cover. See Figures 3-1 and 3-2. Set the switches of the five-bank switch as follows:

Switch: 1	2	3	4	5	Baud Rate
ON	OFF	OFF	OFF	OFF	300
ON	OFF	OFF	OFF	ON	600
ON	OFF	OFF	ON	OFF	1200
ON	OFF	OFF	ON	ON	2400
ON	OFF	ON	OFF	OFF	4800
ON	OFF	ON	OFF	ON	9600
ON	ON	ON	OFF	ON	19.2K

In all cases switch 1 is ON to enable parity error detection. Switch 1 must always be ON for proper operation.



FIGURE 3-1 ACCESS TO THE BAUD RATE SWITCH



FIGURE 3-2 BAUD RATE SWITCH SETTINGS FOR THE 2236D TERMINAL



FIGURE 3-3 2236MXD CONTROLLER - BAUD RATE SWITCH IDENTIFICATION

3.3.2 2236MXD CONTROLLER BAUD RATE SWITCHES

For baud rate selection, there are three 8-bank switches (a total of 24 individual switches) located on the 7290-1 controller board. These switches comprise four groups of six switches each, with each group corresponding to a RS-232-C connector on the top panel. The switches in each group are labeled for specific baud rates: 300, 600, 1200, 2400, 4800, or 9600. See Figure 3-3.

Set the controller baud rate switches. Only one switch in any group of six may be ON at any one time. Remember that the baud rate setting for each connector must match the baud rate setting of the corresponding terminal.

NOTE:

The 4800 switch setting is used for both 4800 and 19.2K baud. The selected rate depends on the position of jumper A13, located between IC's L18 and L19. See Figure 3-3.

3.4 DEVICE ADDRESSES

During system installation, a two-digit (HEX) device address must be set on the controller card for each peripheral device. The following paragraphs pertain to device selection. The first part of this section presents background information about device selection codes; the last part of the section is devoted to the actual procedures for setting device addresses.

3.4.1 DEVICE SELECTION CODES

The controller for each peripheral attached to the CPU is assigned a unique Device Selection Code, consisting of three hexadecimal digits. The device selection code is in the form XY_1Y_2, where X is the Device Type (or Device Class) and Y_1Y_2 is the Device Address (also called unit address or hardware address).

TABLE 3-1 SUMMARY OF DEVICE-TYPE CODES (DEVICE CLASSES)

1st HEX DIGIT (X)	CATEGORY
0	Used with workstations (CRT and keyboard). Outputs a line feed (HEX 0A) after each carriage return. Also used with nine-track tape drives.
1	Not used.
2	Used with printers and output writers that internally generate a line feed following a carriage return. Outputs a null character (HEX 00) after each carriage return.
3,B	Used with disk drives and diskette drives.
4	Used with plotters and plotting writers. Plotting writers normally use type 4 (to plot) or type 2 (to print). System generated Carriage Return (HEX 0D), Line-Feed (HEX 0A), and Null (HEX 00) characters are suppressed.
5	Not used.
6	Reserved for card readers; not used in MVP.
7	Reserved for certain output applications; not used in MVP. Does not output any extra character after a Carriage Return (HEX 0D) is output.
C	Used with certain plotter operations.

TABLE 3-2 SUMMARY OF DEVICE-ADDRESS CODES

	MODEL #	DESCRIPTION	USUAL HEX ADDRESS	ALTERNATIVE HEX ADDRESSES
CRT's	2236D*	Interactive Terminal		
		. CRT	05	-
		. Keyboard	01	-
		. Local Printer/Plotter	04	-
	2282	Graphic CRT	13	14, 15
Printers	2221W	Matrix Line Printer: 132 col/200 cps	15	16
	2231W-1	Matrix Line Printers: 112 col/120 cps	15	16
	-2	132 col/120 cps		
	-3	132 col/120 cps		
	-6	132 col/70 cps		
	2251	Matrix Line Printer: 40 col/110 cps	15	16
	2261W	Matrix Line Printer: 220 LPM	15	16
	2263-1	Chain Line Printers: 400 LPM	15	16
	-2	600 LPM		
Plotters	2232B	Digital Flatbed Plotter (31"x48")	13	14
	2272-2	Triple Pen Drum Plotter	13	14, 15
Output Writers	2201L	Output Writer: 156 col/15 cps	15	16
	2271	Bidirectional Output Writer: 15 cps	15	16
	2271P	Bidirectional Plotting Output Writer: 15 cps	15	16
	2281	Daisy Output Writer: 30 cps	15	16
	2281P	Daisy Plotting Output Writer: 30 cps	15	16

* These addresses are not user modifiable.

TABLE 3-2 SUMMARY OF DEVICE-ADDRESS CODES
(continued)

	MODEL #	DESCRIPTION	USUAL HEX ADDRESS	ALTERNATIVE HEX ADDRESSES
Controllers	2227B	Buffered Asynchronous Communications Controller	1C	1A-1F
	2228B	Synchronous/Asynchronous Communications Controller	1C	1A-1F
	2228C	Synchronous/Asynchronous Communications Controller	1C	1A-1F
	2230MXA-1 MXB-1	Disk Multiplexer Controllers	10	10-70
	2236MXD*	Interactive Terminal Multiplexer	01-07	41-47
Storage Devices	2209A	Nine-Track Tape (1600 BPI-PE)	7B	7D, 7F
	2260BC	F/R Disk Drives (2.5, 5, 10 or 20 Mbytes)	10	10-70
	2260C	F/R Disk Drives (2.5, 5, 10 or 20 Mbytes)	10	10-70
	2280	F/R Disk Drives (30, 60, or 90 Mbytes)	10	10-70
	2270A-1D	Wang-IBM 3740 Compatible Diskette Drives .25 Megabytes	10	10-70
	-2D	.50 Megabytes		
	-3D	.75 Megabytes		

* All listed addresses are used by one device.

The device-type digit is used by the Operating System to determine which internal system I/O routines will be used to control the peripheral. This digit is needed because the various peripheral devices on the system often require different control procedures for performing an input/output operation. For example, a device-type digit of 3 indicates to the Operating System that the peripheral is a disk. Device type codes are summarized in Table 3-1.

The last two digits correspond to the actual unit's device address, which must be set on each device controller card in the 2200MVP CPU. The device address is used to electronically select the peripheral for operation. A unique device address must be assigned to each peripheral attached to the system.

When the 2200MVP is first turned on (Master Initialized), a set of default device addresses are supplied to the Master Device Table by the Operating System. These addresses will be valid in the system until changed in the Master Device Table or in the user's Local Device Table. Some addresses, like the local printer address of 204, are not modifiable by the user. See Table 3-2.

A system with one device belonging to a particular device class uses the first address for that class. Additional devices belonging to the same class are assigned the alternative address, as listed in Table 3-2.

3.4.2 SETTING THE DEVICE ADDRESS SWITCHES

Controller boards generally have device address switches like the ones shown in Figure 3-4.

The three-digit device selection code (XY_1Y_2) is treated as follows:



FIGURE 3-4 TYPES OF CONTROLLER ADDRESS SWITCHES

TABLE 3-3 HIGH ORDER SWITCHES

HEX VALUE	80	40	20	10
SWITCH #	SW8	SW7	SW6	SW5
HEX DIGIT				
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

1 = Switch is ON; 0 = Switch is OFF

X The most significant digit of the hex address. It is used by the Operating System to identify the device type of the peripheral. This digit is not used in device-address switch settings.

Y_1 The next most significant digit of the hex address. This digit, broken down into four binary bits, determines the setting of switches 8 through 5. See Table 3-3.

Y_2 The least most significant digit of the hex address. This digit, broken down into four binary bits, determines the settings of switches 4 through 1. See Table 3-4.

TABLE 3-4 LOW ORDER SWITCHES

HEX VALUE	8	4	2	1
SWITCH #	SW4	SW3	SW2	SW1
HEX DIGIT				
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

1 = Switch is ON; 0 = Switch is OFF

The device address conventions used in the 2200MVP system are as follows:

2236MXD TERMINAL CONTROLLERS

Each 2236MXD Terminal Controller can support a maximum of four 2236D Interactive Terminals. When the system has four or less 2236D terminals, one 2236MXD controller is used. When the system has five to eight 2236D terminals, two 2236MXD controllers are used.

The 2236MXD controller address is set by means of a five-bank switch. See Figure 3-5. For systems with a single 2236MXD controller, set the controller address switches to 00; that is, all five switches in the bank must be OFF.

In systems using two 2236MXD controllers, set the address switches of the primary controller (the one with the system terminal in connector #1) to 00 (all switches OFF). Set the address switches of the other controller to 40 (switch #1 is ON; all others are OFF).



FIGURE 3-5 SETTING THE DEVICE ADDRESS OF THE 2236MXD CONTROLLER

Note that the physical device address set on the controller is not the address specified in a program for access to the 2236D terminal CRT, keyboard, and local printer. The programmable device addresses for all terminals are: 005 for a CRT; 001 for a keyboard; and 204 for a local printer. The Operating System translates these programmable addresses into the appropriate physical controller addresses.

PRINTERS

The system printer normally has the program address 215; therefore, the unit address switches of the 7079 Printer Controller must be set to HEX 15. In a configuration with two system printers, the address switches of the second printer controller would be set to HEX 16. As stated earlier, local printers (printers connected to the back of a 2236D Terminal) do not have any address switches but respond to an address of 204 under program control.

DISKS

If the diskette drive is the only disk unit on the system, the first (or leftmost) drive slot normally has the address 310, while the second drive slot has address B10. A third diskette drive slot will be addressed by 350.

If there are two separate disk drives in the system, one 6541-2 Disk Controller is to be set at 310 and the other at 320. For drives containing fixed (F) and removable (R) disk cartridges, device type 3 designates the fixed platter and the device type B designates the removable platter. In a configuration with two drives, the programmable addresses would thus be: 310 & B10 for the first drive; and 320 & B20 for the second drive.

The procedures for addressing disks when more than one is contained in the system are fully discussed in the 2200VP/MVP Disk Reference Manual.

PLOTTERS

Plotters are normally addressed by 413 or 414. For more specific addressing instructions, refer to the maintenance manuals listed in the preface of this manual.

3.5 SYSTEM CABLE INSTALLATION

A comprehensive listing of system cables is presented in Section 1 of this manual. For complete information on the installation of specific peripherals, refer to the 2200MVP System-Level Documentation list.

If peripheral I/O cables are routed through conduit, ceilings, walls, or floors, it will may be necessary to install connectors on the ends of these cables. This procedure is given in the next paragraph.

3.5.1 I/O CABLE CONNECTOR INSTALLATION

To install the I/O connectors, use a Champ Palm Grip Insertion Tool (PN 726-9412). The tool consists of a palm inserter, a lanyard, and an index slide. See Figure 3-6.

1. Position the connector in the index slide, attach the I/O cable to the slide, and then slide it into the palm inserter as indicated in Figure 3-7.

   The I/O cable should be placed so as to allow 1/2 inch of sheathing to extend beyond the stabilizer. Four inches of unsheathed twisted pairs should be allowed for correct use of this tool.

2. Orient the palm inserter with the connector, making certain that a contact about to receive a wire is on the same side as the wire slot in the inserter.

3. Align the contact to be terminated with the index mark on the palm inserter.

4. Place the palm inserter so that the pusher faces towards the heel of your hand, and your fingers should grip the base (allow the wire discharge chute to extend through your fingers).



FIGURE 3-6 INSERTION TOOL



FIGURE 3-7 CONNECTOR INSTALLATION





FIGURE 3-9 WIRING OF THE 2236 (RS-232-C) CABLE CONNECTOR

5. Select a wire of the proper color or number (see the cable assembly diagrams in the rear of this manual) and insert the wire through the wire slot and discharge chute; do this until all slack is out of the wire.

6. Make certain the contact and wire are centered on the index mark, and then squeeze the palm inserter until the pusher is bottomed.

7. Release your grip, allowing the pusher to retract.

NOTE:

If the palm inserter jams during this step, rotate the ratchet release in a clockwise direction with a hex wrench (supplied with the kit); this should effect release.

8. Remove the scrap wire from the discharge chute.

9. Repeat steps 1 through 8 until all contacts have been terminated on that side of the connector.

10. With the pusher released, remove the index slide and connector from the palm inserter.

11. Perform steps 1 through 10 for contacts on the other side of the connector.

12. After all contacts have been terminated, loosen the cable clamp and remove the index slide.

13. Inspect each termination, making sure that each wire has been FULLY inserted into BOTH wire slots of its contact (See Figure 3-8) and that all wires have been cut to the proper length (no exposed wire strands should be visible). Also, make sure that the insulation is NOT cut in any area other than the slot insertion area. Finally, make sure that the contacts are not crushed or deformed.



FIGURE 3-8 INSPECTING THE TERMINATIONS

If a faulty termination is found, carefully remove the wire and contact from its connector. Install another contact, trim 1/8 inch off the end of the faulty wire, and reinstall that wire, using steps 2 through 8.

14. Before the cover is installed on the 2236MXD connector, the I/O cable ground shield must be soldered to a ground lug, and that lug must be attached to the connector by one of the two screws.

15. Install a connector cover over the finished connector.

16. Connector installation is now completed.

NOTE:

The connectors for the 2236D Interactive Terminal are soldered on, and the cable insertion tool is not needed. The wiring diagram for the RS-232-C connector is shown in Figure 3-9.

3.6 MVP-A CHASSIS REQUIREMENT

The following paragraphs present a simplified method for determining whether or not the proper CPU chassis has been selected; that is, whether the system configuration requires the MVP Standard Chassis or the MVP-A Chassis. Ideally, this calculation should have been performed at the time the system was sold to the customer. Yet, because power supply damage will result if the total current demand of the controllers exceeds the rating of the chassis, it is important to perform this handy check prior to power-on testing of the system.

In this procedure, each peripheral controller is assigned a "configuration weight". All of the individual peripheral configuration weights are then added together to arrive at a "system configuration weight". The standard 2200MVP CPU will support a maximum system configuration weight of 100. If the system configuration weight exceeds 100, an MVP-A Chassis must be used.

The following listing specifies the configuration weights of most of the available 2200MVP peripherals.

	DESCRIPTION	CONTROLLER	RATING
CRT's			
2236D	Interactive Terminal	2236MXD	18
2282	Graphic CRT	22C02	6
Mass Storage Devices			
2209A	Buffered 9-Track 1600 BPI	----	17
2260BC ¼	Disk Drive	22C13	28
2260BC ½	Disk Drive	22C13	28
2260BC	Disk Drive	22C13	28
2260BC-2	Disk Drive (dual)	22C13	28

	DESCRIPTION	CONTROLLER	RATING
Mass Storage Devices (cont.)			
2260C ¼	Disk Drive	22C12	28
2260C ½	Disk Drive	22C12	28
2260C	Disk Drive	22C12	28
2260C-2	Disk Drive (dual)	22C12	28
2270A-D	Diskette Drive	22C03	4
2280-1,-2,-3	Disk Drives	22C14	5
Output Devices			
2201L	Output Writer	22C02	6
2221W	Matrix Printer	22C02	6
2231W (All)	Matrix Printer	22C02	6
2232B	Flatbed Plotter	22C01	8
2251	Matrix Printer	22C02	6
2261W	High Speed Matrix	22C02	6
2263-1,-2	High Speed Matrix	22C02	6
2271 & 2271P	Bidirectional Printer	22C02	6
2272-2	Drum Plotter	22C02	6
2281 & 2281P	Daisy Wheel Printer	22C02	6
Interfaces			
2227-B	Async TC	----	8
2228-B	Bisync TC	----	16
2228-C	Bisync TC	----	18
Multiplexer Controllers			
22C11	MVP Dual Controller (Printer, Diskettes)	----	5
2230MXA-1	Disk Multiplexer Controller		8
2230MXB-1	Disk Multiplexer Controller		5

This list should be used in the following manner. First, make a list of all the peripherals that the system configuration contains, along with their ratings. Secondly, determine if dual controllers are being used. When these controllers are used, substitute their ratings in place of the ratings for the single peripheral controllers. Add together the ratings of all devices in the system configuration. If the sum is over 100, be certain that an MVP-A Chassis is being used. Good judgement must be used on any configurations bordering the maximum. Some allowance should be left for future system upgrades.

Notes on the above listing:

a. Four Model 2236D Interactive Terminals may use a single 2236MXD Controller, which has a rating of 18.

b. Local printers, which are connected to 2236D Terminals, do not contribute to the total system configuration weight.

c. Note that the 2260BC disk drive might include a 2230MXA-1 (rating of 8).

d. Memory size of the 2200MVP CPU does not contribute any configuration weight, even for systems that contain the maximum memory size of 256 Kilobytes.

e. One other consideration is the use of 2228B or 2228C and 2236D controllers. A system should never be configured which contains more than three of the these controllers in a standard MVP chassis, or five of these controllers in an MVP-A chassis.

NOTE:

For system upgrades, the MVP chassis must be exchanged for an MVP-A chassis, WL# 270-0451 (50Hz) or WL# 270-0452 (60Hz). A conversion kit (WLI #200-0322) is available containing an MVP-A chassis and a 210-7397 regulator (to replace the standard 210-6797). The MVP-A makes 20 amps available to the I/O.

Sample Calculations

1. Average MVP System

Component		Configured Weight
MVP-8 CPU		0
2236MXD Terminal Multiplexer (for three 2236D Terminals)		18
2270A-1D Diskette	Dual Controller	5
2261W Printer	Dual Controller	
2260BC Disk	22C13	28
Total Configured Weight		51
Total Number of I/O slots		4

MVP-A Chassis is not required

2. Large MVP System

	Component	Configured Weight
	MVP-64 CPU	0
2	2236MXD Terminal Controllers (for eight 2236D Terminals)	36
	2280 Disk Drive	5
	2260BC Disk Drive	28
	2230 MXA-1 Disk Multiplexer	8
	2228B Bisynchronous TC	16
	2209A 9 Track Tape Drive	17
	2261W Matrix Printer	6
	Total Configured Weight	116
	Total Number of I/O slots Required	8

MVP-A Chassis is required

3.7 INSTALLATION/POWER-ON PROCEDURE

1. Be certain that the customer site has been prepared according to the the guidelines given in Section 2, and then place the system units in their assigned physical locations.

2. Set address switches on all I/O controllers per Section 3.4.2. Initially, plug only the first 2236MXD controller (address set to 00) and one disk controller into the CPU. Make sure the controllers are seated firmly. The system disk (or diskette) drive must be at address 310 or 320. Other peripherals and their respective controllers will be installed and tested in a later part of this procedure.

NOTE:

Set the baud rate switches in the 2236D terminals to match the baud rate switches in the 2236MXD controller.

3. Connect the 2236D terminals and system disk to their respective I/O controllers. Ensure that the peripheral cable connectors are securely fastened.

NOTE:

Be certain that the 2236D/2236MXD cable is installed correctly. One end of the cable is labeled MUX and the other end is labeled TER. Always insert the MUX end into the 2236MXD Controller and the TER end into the 2236D Terminal.

4. Make sure the AC power switches of all system units are in the OFF position, and then plug in all AC power cords.

NOTE:

Check peripherals to see that all (115/230) AC voltage switches and (50Hz/60Hz) line frequency switches are set to match the wiring at the customer site.

5. One at a time, turn on the AC power switch for each unit in this minimal system configuration, using the correct power-up sequence: first the CPU, then the disk, and then the terminals.

6. Check, and adjust if necessary, the voltages in the CPU and 2236D terminals per voltage adjust procedure in section 7.3.2. Replace the top covers when this has been completed.

7. At this point, the 2236D Terminal connected to port #1 of the 2236MXD should be displaying in the upper left corner:

```
MOUNT SYSTEM PLATTER
PRESS RESET
```

If this message is not displayed, turn the AC power switch of the CPU to OFF. After 4 or 5 seconds, turn the switch back on. If the message is still not displayed, refer to sections 3.9.1 and 7.4.1.

8. When the message:

```
MOUNT SYSTEM PLATTER
PRESS RESET
```

is displayed, place the System Platter Diskette (701-2294H) into the system diskette drive and press the RESET key on the keyboard.

9. The message "KEY SF'?" should now be displayed.

10. There are only three selections that can be made with the function keys when the "KEY SF'?" message is displayed. BASIC-2 can be loaded, the User Menu of diagnostics can be loaded or the Field Service Menu of diagnostics can be loaded. The operator should now select the User menu (SF'16 - SF'19 for disk address of 310, B10, 320, or B20, respectively). Refer to sections 3.9.2 and 7.4.1 in case of trouble.

The following should be displayed:

```
  KEY SF'
  USER DIAGNOSTIC MENU
'00 CPU DIAGNOSTIC              '02 DATA MEMORY DIAGNOSTIC
'01 CONTROL MEMORY DIAGNOSTIC
```

11. Press SF'00

LOADING CPU DIAGNOSTIC (DATE)

should be displayed for approximately 5 seconds;

then,

```
  CPU DIAG PASS LLLL
IMMED REG XX
REG INSTR XX
X-REG INSTR XX
MASK BR XX
REG BR XX
IMMED R/W XX
REG R/W XX
AUX/STACK R/W XX
```

should be displayed. See section 6.3.1 for interpretations of the CPU Diagnostic.

This test runs continuously until either an error occurs or RESET is keyed.

When satisfied that a sufficient number of successful test passes have occurred (5 to 10 minutes), key RESET. The User Menu is reselected by pressing the appropriate SF Key after each diagnostic; any other diagnostic may then be selected.

12. Press SF'01

LOADING CONTROL MEMORY DIAG (DATE)

should be displayed for approximately 5 seconds; then,

```
*** CONTROL MEMORY DIAGNOSTIC***          MEMORY SIZE = 0XXXK
  NO ERR'S   PRESS 'P' TO PRINT ERRORS at ('T' FOR /204)

PRESS 'CONTINUE' TO START-
```

should be displayed. Press "CONTINUE" and the last line of the display should change to:

ADDRESSING TEST (PASS 0001)
Upon completion of this test, the prompt will be changed to:

MAT C&S TEST (PASS 0001)

Upon completion of this test, the last line of the display will change to:

ROWPAT TEST (PASS 0001)

These SF'01 tests are repeated in sequence until either an error occurs or RESET is keyed. When satisfied that a sufficient number of successful test passes have occurred (5 to 10 passes), key RESET. The User Menu should once again be reselected. See paragraph 6.3.2 for interpretations of the Control Memory diagnostic.

13. Press SF'02 (Data Memory Diagnostic)

The display should be similar to the one for the Control Memory diagnostic except that "CONTROL" will be replaced by "DATA" and the memory size will change.

SF'02 Data Memory Tests are also repeated in sequence until either an error occurs, or RESET is keyed. When satisfied that a sufficient number of successful test passes have occurred (5 to 10 passes), key RESET. See section 6.3.3 for interpretations of the Data Memory Diagnostic.

14. When all diagnostics listed in the User Menu have been completed, key RESET and select the Field Service Menu.

To load the Field Service Diagnostic Menu, key SF'28, SF'29, SF'30 or SF'31 for disk addresses of Hex 310, B10, 320, or B20, respectively.

After the appropriate SF' Key is pressed, the following will be displayed:

```
KEY SF'?

  FIELD SERVICE DIAGNOSTIC MENU

'00 CPU DIAGNOSTIC          '05 MAT C & S 8
'01 ADDRESS 24              '06 ROWPAT 8
'02 MAT C & S 24            '07 REGISTERS
'03 ROWPAT 24               '08 AUXILIARY REGISTERS
'04 ADDRESS 8               '09 STACK REGISTER
```

Note that User Diagnostics comprise merely the individual Field Service Diagnostic tests, not including the Field Service Register tests. Therefore, Register tests must be accessed from the Field Service Menu and run for any power-up and/or installation.

Tests initiated from the Field Service Menu are normally used for troubleshooting purposes.

15. Key SF'07. Once the Register Diagnostic is loaded and begins to execute, key RESET and then function key 15. The Register Diagnostics are chained together by this operation and will run sequentially just as the diagnostics in the User Menu did, stopping only on an error or RESET.

See section 6.3.4 for interpretations of the Register Diagnostics.

16. After running the Field Service Register diagnostics, key RESET and load BASIC-2. BASIC-2 is loaded by keying the coresponding SF' key ('00 for 310, '01 for B10, '02 for 320, '03 for B20).

17. Once BASIC-2 is loaded and "READY (BASIC-2)" is displayed, the system platter should be removed from the disk drive.

18. Place the disk which contains the BASIC-2 Language Diagnostic (701-2261) in the disk drive and key LOAD, RUN EXECUTE, at each 2236D Terminal.

19. When satisfied that a sufficient number of successful test passes have occurred, key HALT/STEP.

20. After the microcode diagnostics and the BASIC-2 Language Diagnostics have been executed without failure, turn the CPU power OFF and insert all remaining I/O Controllers.

21. Install all the remaining peripherals in the system configuration. Check and adjust the voltages of the other peripherals as described in their specific maintenance manuals, making mechanical checks and adjustments where applicable.

22. Power up the system. Again run the diagnostics in this section to check for proper system operation. Execute the peripheral diagnostics described in section 6.

3.8 BOOTSTRAP

A BOOTSTRAP, by definition, is a "technique or device designed to bring itself into a desired state by means of its own action."

In general, the Wang MVP BOOTSTRAP, is a set of microcoded routines loaded in three 1024 x 8 bit Intel 2708 PROMs. The purpose of the BOOTSTRAP is to handle four system functions and make available certain subroutines which are used for I/O operations.

IMPORTANT:

The BOOTSTRAP described is release 2.2 (R1 PROMS) of the VP/MVP Bootstrap, implemented in all MVP Systems on September 1, 1978.

The four system functions handled by BOOTSTRAP are:

1) Master Initialization (Power-On).
2) Reset (Initiated by depressing the RESET key on the keyboard).
3) Control and Data Memory Parity Error Detection.
4) Loading the desired system software (i.e., diagnostics, or BASIC-2) from disk and initiating their execution.

An explanation of each of the above functions follows.

3.8.1 MASTER INITIALIZATION

Master Initialization begins by turning the CPU power switch to the ON position. A branch to Control Memory address 8003 (HEX), located in the BOOTSTRAP PROMs, is executed and the BOOTSTRAP routine begins controlling and performing its various tasks.

The tasks performed by the Master Initialization routine in BOOTSTRAP are:

a) To exercise the CPU to determine if any obvious malfunctions exist.
b) To verify the BOOTSTRAP PROMs still maintain the desired data.
c) To write zeros to all locations in Data Memory in preparation for subsequent Data Memory Reads.

If all Master Initialization tasks are completed satisfactorily, the prompt "MOUNT SYSTEM PLATTER CR/LF PRESS RESET" will be displayed.

3.8.2 RESET

Reset is initiated by depressing the RESET key located in the upper right hand corner of the keyboard. This action causes the execution of a branch to Control Memory address 8001 (HEX), located in BOOTSTRAP PROMs.

The tasks performed by Reset are:

(a) To pass control to the loaded system program currently loaded, located in Control Memory (BOOTSTRAP, Microcode Diagnostics, or BASIC-2).

(b) To allow the user to recover from any of the various system error conditions which may be encountered.

(c) To abort a BOOTSTRAP load.

Should task a) be called for, the user may expect those messages and/or actions designed into the particular system program, that is, a display a menu of user-selectable software (key Special Function), or for instance, a return to a starting point in the current software in Data Memory.

Otherwise, whenever task b) is to be performed, the user is expected to inform the BOOTSTRAP of what action to take (by keying a Special Function, for instance).

If the expected response does not occur on RESET, consult section 3.9.2 and 7.4.1.

3.8.3 CONTROL AND DATA MEMORY PARITY ERRORS

In both Data and Control Memory a bit has been set aside, called the parity bit, to aid in error detection.

In Control Memory, bit 24 is set aside for parity; it is turned on whenever the even number of the remaining bits turns on. This is called ODD Parity. This bit must be properly set when writing the instruction into Control Memory.

In Data Memory, a ninth bit is used in the same manner as described above. However, the hardware determines and sets this bit, whenever a write is executed into Data Memory.

Whenever the system detects bad parity in Control Memory, during an instruction fetch, a branch is made to location 8000, located in the BOOTSTRAP PROMS. The BOOTSTRAP will then perform its designated task.

Similarly, whenever the system detects bad parity in Data Memory, during a read from Data Memory, a branch is made to location 8002, located in the BOOTSTRAP PROMS. The BOOTSTRAP will then perform its designated task.

Whenever a trap to location 8000 and 8002 is executed by the system, the appropriate display is made.

3.8.4 LOAD SYSTEM FILES

Whenever the operator has made a response to the BOOTSTRAP requesting a system file to be loaded, the following tasks are performed.

a) Check if the disk is ready.

b) Verify whether the file exists on the mounted platter.

c) Load the file into Control and/or Data Memory.

d) Verify Control Memory checking instruction parity and built in CRC and LRC checksums.

e) Check Data Memory Parity.

f) Pass control to the newly loaded system file.

3.9 BOOTSTRAP ERROR MESSAGES AND RECOVERY

Three types of errors and five possible error messages can be reported by BOOTSTRAP. These error types--initalization, reset, and system--are discussed below.

3.9.1 INITIALIZATION ERRORS

The BOOTSTRAP, during Master Initialization, fails to display the complete

```
MOUNT SYSTEM PLATTER
PRESS RESET
```

message upon the CRT.

This error implies that some function of the MVP has failed. This may be either a CPU-related error or an I/O-related error.

In some cases, a device address may need to be corrected and the system powered on again.

The Master Initialization sequence is described on the following pages.

MASTER INITIALIZATION

Step-By-Step Breakdown of Function

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
	1. Power On Trap to 8003.	1. Hardware Trap Failure. Branch Instruction Failure.
	2. Enable CRT, Clear Screen and Display "M".	2. CRT Address is wrong. I/O Register Failure. I/O Lines are Bad. CIO Instruction Failure.
CLEAR SCREEN "M"	3. Test 24-Bit Parity Trap. Execute IC 800F which has Bad Parity.	Parity Checking Logic Failure. Hardware Trap Failure. TSP Instruction Failure (IC + 1 stored in stack) PC's may not hold IC retrieved from Stack. Compare Instruction Failure.
"MO"	4. Test Subroutine Branch and Subroutine Return Instructions.	4. Subroutine Branch Instruction Failure. Subroutine Return Instruction Failure. Stack Failure.
"MOU"	5. Clear CH, CL Parity Bits.	5. Write/Read Data Memory Failure.
"MOUN"	6. Check File Registers.	6. Register Instruction Failure. Register Chip Failure. Compare Instruction Failure.
"MOUNT"	7. Check PC Incrementing on the A-BUS.	7. PC Chip Failure. LPI Instruction Failure. Register Instruction Failure. A-Bus Increment Hardware Failure. Compare Instruction Failure.
"MOUNT S"	8. Test Auxiliary Registers.	8. Auxiliary/Stack Chip Failure. PC Chip Failure. Auxiliary Register Instruction Failure. Compare Instruction Failure.

MASTER INITIALIZATION
Step-By-Step Breakdown of Function (Continued)

CRT DISPLAY	SEQUENCE OF OPERATION	POSSIBLE FAILURES
"MOUNT SY"	9. Test Binary ALU.	9. Binary ALU Failure. AC, ACX, AI, SC or SCX Instruction Failure. Compare Instruction Failure.
"MOUNT SYS"	10. Test Stack.	10. Auxiliary/Stack Chip Failure. PC Chip Failure. Stack Instruction Failure. Compare Instruction Failure.
"MOUNT SYST"	11. Test Decimal ALU.	11. Decimal ALU Failure. DAC, DACI, DACX, DSC, DSCI or DSCX Instruction Failure. Compare Instruction Failure.
"MOUNT SYSTE"	12. Test Binary Multiply.	12. Multiply Hardware Logic Failure. M OR MI Instruction Failure. Compare Instruction Failure.
"MOUNT SYSTEM"	13. Test Shift.	13. Shift Logic Error. Compare Instruction Failure.
"MOUNT SYSTEM "	14. Verify PROM.	14. PROM Chip Failure.
"MOUNT SYSTEM P"	15. Zero 8-Bit Data Memory.	15. SR Failure. Bad IC's.
"MOUNT SYSTEM PLATTER" "PRESS RESET"	16. Write/Read Control Memory.	16. WCM/RCM Instruction Failure. Stack Failure. Auxiliary Register Failure. PC Chip Failure. SB Instruction Failure. Compare Instruction Failure.

MASTER INITIALIZATION
Step-By-Step Breakdown of Function (Continued)

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
	17. System Loops, diagnosing data and control memory. To resume depress RESET. (This aids in initializing the disk).	

3.9.2 RESET ERRORS

During the Reset function, when the operator has properly responded to the "KEY SF'?" message by keying the desired special function key:

The hexdigit display of the keyed special function did not appear upon the CRT.

This implies that the special function key was not depressed sufficiently, or the 2236D or 2236MXD may be defective, or an SF' key not defined was depressed.

NOTE:

During the RESET function, several of the SYSTEM ERROR messages may appear. If one does, consult the recovery procedure for that particular message, given in section 3.9.3.

The system reset sequence is described on the following pages.

SYSTEM RESET
Step-By-Step Breakdown of Function

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
	1. Reset has been keyed while BOOTSTRAP is in control.	1. Reset Trap Error.
Clear Screen "KEY SF'?"		
	2. Enable Keyboard (address = 01) and accept Special Function key input. Operator keys the desired SF key. NOTE: if any undefined SF' key is despressed, the "KEY SF" message re-appears and step 2 must be repeated.	2. Inactive SF is keyed. Keyboard address 01. I/O Register Failure. I/O Lines Failure. CRB or KFN Failure. Keyboard Failure.
*"KEY SF'?" name platter		
	3. Enable specified disk.	3. Improper disk address. I/O Register Failure. I/O Lines Failure. Disk Not Powered On. Disk Not Ready.
	4. Search disk for desired file. If file cannot be found, Step 2 is repeated.	4. Wrong Special Function key depressed. Wrong disk mounted.

*The name of the file to load and the platter to load from is displayed.

SYSTEM RESET
Step-By-Step Breakdown of Function
(Continued)

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
"KEY SF'?" name platter "COMMENT"	5. Load desired file from disk into Memory NOTE: System files should contain a comment block containing file date. If a disk error results, the system error message will appear. Consult Error Recovery, for proper procedure. If a parity error occurs during loading 'P' will be displayed and the previous sector will be reloaded. If no control memory data is found, skip to step 9.	5. I/O Register Failure. I/O Lines Failure. Disk Problems.
	6. Verify Control Memory. (Parity, LRC & CRC). If an error results, the system error message will appear. Consult Error Recovery, for proper procedure.	6. Memory Failure. WCM/RCM Instruction Failure.
	7. Check 8-Bit Data Memory. If an error results, the system error message will appear. Consult Error Recovery, for proper procedure.	7. Memory Failure. Read/Write Instruction Failure.
	8. Control is passed to loaded system file which now takes over control. Consult proper system file documentation. (Address = 3000)	

SYSTEM RESET
Step-By-Step Breakdown of Function
(Continued)

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
	9. Display Diagnostic Menu listing upon CRT.	
"KEY SF'?"		
	10. Enable Keyboard (address = 01) and accept Special Function key input. Operator keys the SF key of the desired diagnostic.	10. Inactive SF is keyed. Keyboard (address = 01) I/O Register Failure. I/O Lines Failure. CRB OR KFN Failure. Keyboard Failure.
"KEY SF'?" name platter		
	11. Go to Step 4.	

3.9.3 SYSTEM ERRORS

The third grouping of error conditions is reported to the operator via a SYSTEM ERROR message on the CRT.

First, should memory fail, the following message will appear:

```
*** SYSTEM ERROR MMMM XXXX ***
PRESS RESET
```

where MMMM - PECM = Parity Error Control Memory
PEDM = Parity Error Data Memory
VECM = Verify Error Control Memory
VEDM = Verify Error Data Memory
XXXX - Various error information pertinent to the type of error.

Secondly, a disk error will result in the following message being displayed:

```
*** SYSTEM ERROR DISK 00XX ***
PRESS RESET
```

where 00XX - is the Disk Error Code

The procedure used to recover from these SYSTEM ERRORS is similar. Therefore, the general procedure will be outlined and each error will be discussed.

The general procedure is:

a) Key RESET in response to the "PRESS RESET" message on line 2 of the CRT.

b) Choose one of the four following courses of action.

1. Key SF'15 to resume, using the currently loaded system program (usually BASIC-2).

2. Key SF'00-'05, '08-'013 to load BASIC-2 from disk 310, B10, 320, B20, 330, B30, 350, B50, 360, B60, 370 or B70.

3. Key SF'16-'19 to load a diagnostic menu from disk 310, B10, 320, or B20, respectively.

4. Key SF'28-'31 to load the Field Service Diagnostic menu from 310, B10, 320, or B20, respectively.

Use special caution when you choose #1 above: depending on what type of error and where it occured, BASIC-2 may not function properly in all cases.

The following discussion will outline each of the SYSTEM ERRORS and what may be done, in particular, to recover from them.

3.9.3.1 CONTROL MEMORY ERRORS

In both Data Memory and Control Memory, one bit has been set aside for parity error detection.

In Control Memory, the 24th bit (bit #23) of every micro-instruction is set aside for parity (it is turned ON whenever an even number of the remaining 23 bits turns on). This is called ODD Parity. This bit must be properly set when writing the instruction into Control Memory.

*** SYSTEM ERROR (PECM aaaa dddddd) ***

This error implies that bad parity was detected while the system was trying to execute an instruction from Control or BOOTSTRAP Memory.

Whenever the system detects bad parity in Control Memory (PECM message) during an instruction fetch, a branch is made to Control Memory address 8000 (HEX), located in the BOOTSTRAP PROMs. The BOOTSTRAP then performs its designated error routine and displays PECM aaaa, dddddd.

Bad parity may be the result of:

a) dropping of bits by Control/BOOTSTRAP Memory
b) picking up of bits by Control/BOOTSTRAP Memory
c) writing bad parity to Control Memory
d) defective parity checking logic

This error should be serious enough to warrant the executing of a Control Memory diagnostic. However, it may be possible to resume execution of the currently loaded system program. If the error is reported again, a Control Memory diagnostic should be run to locate the defective memory chip.

*** SYSTEM ERROR VECM aaaa ***

Case 1 (aaaa = 0000 thru 7FFF)

This error implies that the load of Control Memory from the disk was not successful. However, bad memory locations cannot be entirely ruled out.

This error is reported prior to a system program being given control and is the result of the program not being loaded properly into Control Memory.

The operator should attempt to reload that particular system program. However, should successive failures be reported, a Control Memory diagnostic should be run to determine if there are any bad memory chips. If no chips are reported defective, a CPU instruction may be failing, requiring a CPU diagnostic to be run.

Should the error be reported in low memory (i.e., address between 0000 and 0FFF) it may be necessary to change memory boards in order to load the diagnostic into memory.

Case 2 (aaaa = 8000 thru 83FF)

This error implies that the BOOTSTRAP Memory is not as expected.

This error may be caused from dropping or picking up bits by one or more of the three PROMs that make up the BOOTSTRAP.

Try to power on again, and if the problem still persists replace the BOOTSTRAP PROMs and perform a MASTER INITIALIZATION. If the error continues, the board may have failed or in some cases a microinstruction may have failed.

3.9.3.2 DATA MEMORY ERRORS

In Data Memory, a ninth bit allocated for each 8-bit byte is used in the same manner as described above. However, the CPU hardware determines the required state and sets this bit whenever a write is executed in Data Memory.

*** SYSTEM ERROR (PEDM ss.aaaa)***

This error implies that bad parity was detected during a read of Data Memory.

Whenever the system detects bad parity in Data Memory (PEDM message) during a read from Data Memory, a branch is made to Control Memory address 8002 (HEX), located in the BOOTSTRAP PROMs. The BOOTSTRAP then performs another error routine and displays PEDM ss.aaaa.

Bad parity may be the result of:

a) dropping of bits in Data Memory
b) picking up of bits in Data Memory
c) defective parity checking logic

This error should be serious enough to warrant the executing of a Data Memory diagnostic. However, it may be possible to resume execution of the currently loaded system program. If the error is reported again, a Data Memory diagnostic should be run to locate the defective memory chip.

*** SYSTEM ERROR (VEDM ss.aaaa)***

This error implies that the area of data memory used for system constants (verb tables, match constants, messages), was not loaded properly when BASIC-2 was loaded. However, bad memory locations cannot be entirely ruled out.

This error is reported prior to a system program being given control. The operator should attempt to reload BASIC-2. However, should successive failures be reported, Data Memory Diagnostics should be run to determine if there are any defective memory chips.

3.9.3.3 DISK ERRORS

*** SYSTEM ERROR DISK 00XX ***

There are several possible DISK errors that may occur while BOOTSTRAP is trying to load a particular system program. The only recovery procedure that should be taken is to attempt to reload the particular system program.

The possible disk errors are:

DISK 0082

Error: File not in catalog

Cause: The file to be loaded does not reside on the platter specified.

Recovery: Make sure that the proper platter is properly mounted, that the proper disk drive was specified, and that the proper special function key was pressed. Press RESET, as prompted, and select the appropriate special function.

DISK 0088

This is a WRONG RECORD TYPE ERROR which occurs during a load when the format of the record read does not conform to the bootstrap format.

To recover from this error:

a) Make sure that the proper platter is properly mounted, the the proper disk drive was specified, and the the program special function key was pressed. Press RESET, as prompted, and select the appropriate special function.

DISK 0090

Error: Disk Hardware Error

Cause: The disk did not recognize or properly respond to the system at the beginning of a read or write operation (the read or write has not been performed).

DISK 0091

Error: Disk Hardware Error

Cause: A disk hardware error occurred; i.e., the disk is not in file-ready position. This could occur, for example, if the disk is in LOAD mode or power is not turned on.

Recovery: Ensure that the disk is turned on and properly set up for operation. Set the disk into LOAD mode and then back into RUN mode, with the RUN/LOAD selection switch.

DISK 0092

Error: Disk Hardware Error

Cause: The disk did not respond to the system at the beginning of a read or write operation in the proper amount of time (time-out). The read or write has not been performed.

Recovery: Run program again. If error persists, reinitialize disk.

DISK 0093

Error: Disk Format Error

Cause: A disk format error was detected during a disk read or write. The disk is not properly formatted. The error can be either in the disk platter or the disk hardware.

Recovery: Format the disk again.

DISK 0094

Error: Format Key Engaged

Cause: The disk format key is engaged (the key should be engaged only when formatting a disk).

Recovery: Turn off the format key.

DISK 0095

Error: Seek Error

Cause: A disk-seek error occurred; the specified sector could not be found on the disk.

Recovery: Run program again. If the error persists, reinitialize (reformat) the disk.

DISK 0096

Error: Cyclic Read Error

Cause: A cyclic redundancy check error occurred during a disk read operation; the sector being addressed has never been written to or was incorrectly written.

Recovery: If the disk has been formatted, rewrite the bad sector or reformat the disk.

DISK 0097

Error: Longitudinal Read Error

Cause: A longitudinal redundancy check error occurred when reading a sector.

Recovery: Make sure the SYSTEM PLATTER is properly mounted in the operator specified disk unit. Key RESET, as prompted, and try to reload. If the error persists, try a backup platter.

DISK 0098

This is a DISK ADDRESSING ERROR which is caused when the disk sector being addressed is not on the disk.

To recover from this error

a) Make sure that the disk is ready and the SYSTEM PLATTER is properly mounted in the operator specified disk unit. Key RESET, as prompted, and try to reload.
b) If the problem persists, then BOOTSTRAP may be bad or the disk may have a problem.

NOTES:

SECTION 4
SYSTEM GENERATION

4.1 GENERAL

When the 2200MVP is powered on, an operator at terminal #1 has the responsibility to "Master Initialize" the system and to load/execute the partition/peripheral configuration suited to the current application(s).

The process of Master Initialization (loading the BASIC-2 Operating System) creates a preliminary single-partition system that is controlled exclusively from terminal #1. No devices connected to the system--other than terminal #1 and the system disk--are available until total system configuration takes place. Configuration is performed either by execution of the BASIC-language system utility called @GENPART, or by the BASIC statement $INIT (discussed in later text). As a part of Master Initialization, the system microcode (BOOTSTRAP) automatically loads and runs @GENPART, which is a file stored on the system disk. If @GENPART is not on the system disk, a READY message is displayed at terminal #1.

A system configuration created by either the standard @GENPART utility or by a customized version of @GENPART (using the $INIT statement) remains in effect until the system is reinitialized. Note that @GENPART is always assumed (by the BASIC-2 Operating System) to be the name of the system generation/configuration utility, whether Wang-written or user-written.

When @GENPART is initiated, parameters from the previous configuration (called 'current') are automatically loaded. If the Wang version of @GENPART is used, a list of user-selectable options and previously-saved configurations is displayed.

On completion of Master Initialization and System Generation/Configuration, terminal #1 switches to console mode and functions like all other terminals connected to the MVP Central Processor.

After configuring the system, at least one backup copy of the system disk should be made. By taking this step, a user might prevent system "down time" that could result from accidental damage to the original system disk.

The COPY or MOVE statements are used for duplication of the system disk. (A detailed explanation of the COPY and MOVE statements is given in the 2200VP/MVP Disk Reference Manual, WL# 700-4081)

4.2 SYSTEM POWER-UP, MASTER INITIALIZATION, AND GENERATING THE SYSTEM

The following explanation should provide the reader with enough information to power-up the system, Master Initialize the system, and configure the system.

4.2.1 POWER-UP

To begin, switch AC power ON in the Central Processor, Workstation #1, and the System Disk Drive. After power is applied to the system, the prompt appears:

```
MOUNT SYSTEM PLATTER
PRESS RESET
```

The system disk contains the BASIC-2 Operating System, as well as a variety of hardware diagnostics. When the disk drive achieves the ready state, steps may be taken to load the Operating System or hardware diagnostics via Special Function Keys on terminal #1. (Use of diagnostics is discussed in Chapter 6.)

Mount the system disk, then press the RESET key (located in the upper-right corner of the keyboard). The following prompt is displayed:

```
KEY SF'?
```

4.2.2 LOADING THE OPERATING SYSTEM

A Special Function Key must be depressed to specify the address of the disk drive in which the system disk is loaded.

The following options are available:

Key SF '00 to load BASIC-2 from the disk @ address 310 (Hex).
Key SF '01 to load BASIC-2 from the disk @ address B10 (Hex).
Key SF '02 to load BASIC-2 from the disk @ address 320 (Hex).
Key SF '03 to load BASIC-2 from the disk @ address B20 (Hex).
Key SF '04 to load BASIC-2 from the disk @ address 330 (Hex).
Key SF '05 to load BASIC-2 from the disk @ address B30 (Hex).
Key SF '08 to load BASIC-2 from the disk @ address 350 (Hex).
Key SF '09 to load BASIC-2 from the disk @ address B50 (Hex).
Key SF '10 to load BASIC-2 from the disk @ address 360 (Hex).
Key SF '11 to load BASIC-2 from the disk @ address B60 (Hex).
Key SF '12 to load BASIC-2 from the disk @ address 370 (Hex).
Key SF '13 to load BASIC-2 from the disk @ address B70 (Hex).

CASE #1: System Disk is a Diskette:

Normally, the leftmost diskette drive slot in the primary or default diskette unit is assigned Hex address 310 and the second drive slot is assigned Hex address B10. If there are two separate diskette units on the system, the leftmost drive slot on the second diskette unit is usually assigned Hex address 320; the second drive slot, Hex address B20.

*CASE #2: System Disk is a Fixed/Removeable Disk Drive:

Normally, the fixed platter in the primary or default disk unit is assigned Hex address 310 and the removable cartridge is assigned Hex address B10. If there are two separate disk units on the system, the fixed platter in the second unit is usually assigned hex address 320; the removable cartridge, Hex address B20.

In either CASE #1 or CASE #2, approximately 15 seconds are required for the BASIC-2 Operating System to be loaded into Control Memory. While this takes place, the following message will appear on the display screen of terminal #1:

```
LOADING:  MVP BASIC-2 RELEASE X.X
```

When loading is complete, the system displays the "READY (BASIC-2)" message, unless the @GENPART partition-generation program is resident on the system disk. If such is the case, the @GENPART Partition Generator is automatically loaded after the BASIC-2 Operating System is loaded. (The @GENPART data file is normally on the system diskette.) Terminal #1 should then be ready for limited use, the other terminals are enabled only after configuring the system as desired with @GENPART or $INIT.

If the wrong SF Key is depressed (i.e., if the system disk is mounted at address 310, but the operator depresses SF Key 01), an error message will be displayed:

```
***SYSTEM ERROR (DISK 00XX)***
PRESS RESET
```

Recovery from such errors may be accomplished by simply pressing RESET, followed by the correct Special Function key. If RESET fails, turn the Central Processor OFF then ON again. If this latter step is required, Master Initialization will be repeated per paragraph 4.2.

In some instances, the Special Function key code is displayed. This may indicate that an incorrect disk address was specified, or that a disk I/O controller has failed. Check the I/O controller address, or replace the I/O controller if that board is suspected to be defective.

4.2.3 PARTITION GENERATION

Configuration parameters must now be passed to the Operating System. As stated previously, the @GENPART program is automatically loaded and executed when it is resident on the system disk (no operator intervention required). If such is the case, immediately following Master Initialization (RESET, KEY SF'?) the @GENPART menu will be displayed at terminal #1, instead of the READY message. (The "READY (BASIC-2)" message will appear once @GENPART has finished execution.) If so desired, the user may elect to customize the BASIC language @GENPART program, thus providing more suitable display prompts (etc.) for his specific needs.

Basically, using either method of partition generation (@GENPART or $INIT), the operator has control over the following:

(Explanations follow in subsequent text)

- Number of partitions
- Size of each partition
- The terminal associated with each partition
- The "programmability" of each partition
- The "bootstrap" program for each partition
- Addresses of the peripherals connected to the system
- Access to peripherals
- The "system message"

Standard Partition Generation:

The standard Wang "@GENPART" program has two important provisions for user convenience:

1) If partition-generation modules have been previously defined, a list of those module names will be displayed on the @GENPART menu screen. The user can select and load one of these modules using the following procedure:

   a) First, type in the name of a previously-saved configuration module, then press RETURN.

b) Depress Special Function key '15, causing the system to begin execution with the presently-loaded partition configuration module.

2) If the user wishes to define a new partition module, he can do so by depressing any of the other Special Function keys; this action initiates partition generation.

NOTE:

It may be useful to depress the large FN (HELP) key in the upper-left part of the workstation key pad; descriptive information will be automatically provided on the screen that explains the partition generation process. (Depress the RETURN key to see successive screenloads of instructions.)

When the BASIC-2 Operating System is fully loaded, the @GENPART menu should appear:

```
                                              LIST OF OPTIONS:
LIST OF STORED CONFIGURATIONS  (# PARTITIONS)
      1.  current                    (X)      SF'00 - CLEAR PARTITIONS
      2.  ....                                SF'01 - CLEAR DEVICE TABLE

                                              SF'02 - DIVIDE MEM. EVENLY

                                              SF'04 - EDIT PARTITIONS
                                              SF'05 - EDIT DEVICE TABLE
                                              SF'06 - EDIT $MSG

                                              SF'08 - LOAD CONFIGURATION
                                              SF'09 - SAVE CONFIGURATION
                                              SF'10 - DELETE CONFIGURATION

                                              SF'15 - EXECUTE
                                                 FN - HELP


CONFIGURATION "CURRENT" LOADED.  NAME OF CONFIGURATION TO LOAD? _________
```

SF' 00 - Clear Partitions: Clears partition-configuration parameters currently in memory, allows the user to specify the total number of terminals and the total number of partitions in each bank, then automatically advances to SF'04 (Edit Partitions). The Master Device Table is not altered when this function is selected. Any number of partitions between one (1) and sixteen (16) that will not exceed the available memory capacity is allowable. (Note that since each partition must be 1.25K (16 partitions, max.) and since there is a 3K Operating System overhead space to account for, the minimum memory size that will accommodate 16 partitions is (1.25K x 16 partitions) + 3K = 23K.

SF' 01 - Clear Device Table: Clears Master Device-Table parameters currently stored in memory, resets default peripheral addresses to Hex 215 (printer), 310 (System Disk), and 320 (secondary disk), allocates these devices to all users (specifies common access), then advances to SF'05 (Edit Device Table). (Default device addresses can be edited, if necessary, using SF' 05.)

SF' 02 - Divide Memory Evenly: Divides remaining User Memory equally among the number of partitions specified with SF' 04.

SF' 04 - EDIT Partitions: Displays and allows editing of partition parameters such as size, terminal assignment, programmability, and name of bootstrap program. SF'04 does not allow addition or deletion of defined partitions in an existing configuration.

Descriptions of EDIT functions follow:

1. Number of partitions: From one (1) to sixteen (16) partitions may be created.

2. Size of partitions: Any size greater than--or equal to--1.25 kilobytes is allowable. This specification is made in 256-byte (1/4K) increments. The maximum allowable size is 61K (64K minus 3K for housekeeping).

3. The terminal associated with each partition: Any terminal number from 0 to 8 is valid; terminals 1 to 8 are the actual user-terminals connected to the system; terminal number 0 is a non-existent "dummy" or "null" terminal. All partitions must have a terminal assignment, even if the 0 (null; non-existent) terminal is specified, and even if there are partitions that will contain "background jobs" that never print on the CRT or require keyboard entry. In general, any singular partition may be placed in assignment with any singular terminal; however, a singular terminal may be specified to be in assignment with several partitions, in order to create a multiple-partition "personal" system. In general, the lowest-numbered partition(s) to be placed in a state of assignment with a terminal should contain the foreground (interactive) jobs for that terminal. Background jobs should be placed in the higher-numbered partitions within that assignment. Only the terminal that has been specified to be in a state of assignment with a particular partition can list or modify the program in that partition. Finally, note that while it is possible for partitions to access global program text and modify global variables, it is not possible for non-global partitions to list or modify program text in a global or universal-global partition.

4. Programmability of partitions: Any partition can be specified for the "disabled programming" mode, whereby that partition is inhibited from certain operations. Terminals attached to "disabled programming" partition(s) are inhibited from entering or modifying program text, or from performing certain other system operations. Thus, the operator is prevented from inadvertent or unauthorized use of protected or restricted programs and data.

5. Bootstrap programs for partitions: Any program that resides on the system disk can be loaded into a partition and run automatically when a configuration is executed. When no bootstrap program is specified for a partition, the 'READY' display will appear on the CRT once the configuration has been executed.

SF' 05 - EDIT Device Table: Displays and allows editing of device addresses for all peripherals. All peripherals connected directly to I/O controllers must be specified in the Master Device Table (this, of course, excludes terminals and local printers connected to them). Console device addresses (i.e. Hex 005--CRT, 001--keyboard, 204--local printers) are not specified in the Master Device Table, nor may they be specified using SF'05; these are specified in each partition device table. Partition Device-Table specifications and modifications are discussed later in this section.

By default, all system peripheral devices listed in the Master Device Table are available to all partitions. However, devices can be given exclusive assignmment with one partition until the next system configuration is executed. This is accomplished by entering, in the Master Device Table, the number of the partition that is to have control of the device. For disk controllers that respond to more than one address, only the primary address must be specified in the Master Device Table (i.e. Hex 310 but not B10, 350, 390, etc.). For all other multi-address controllers, all valid addresses must be listed.

SF' 06 - EDIT $MSG: Displays and allows editing of a user-defined broadcast message that will be displayed on each terminal's CRT whenever the READY message is displayed. The user-defined message is displayed on line 0 of the CRT, immediately above the "READY" message.

SF' 08 - Load Configuration: Loads a named configuration from the Configuration File, which is located on the system disk. To modify and/or execute any previously-defined configuration other than "current", this option must be used.

SF' 09 - Save Configuration: Save a system configuration in the Configuration File under a user-specified name (up to eight characters in length). If the user specifies a configuration name already used, @GENPART will verify that the user desires to replace the old configuration on disk file with the configuration currently in memory.

SF' 10 - Delete Configuration: Deletes a configuration from the Configuration File on the system disk.

SF' 15 - Execute Configuration: Allows the operator to review first, and then to execute, a configuration. This configuration will be automatically saved in the Configuration File under the name "current" when the configuration is executed. Once a configuration has been executed, the system may be reconfigured again only after the Master Initialization procedure has been repeated.

FN - Help: Displays @GENPART operating instructions.

4.2.4 GENERATING A SAMPLE CONFIGURATION

The following example illustrates how, typically, @GENPART can be used to configure a system. In this example, a 2200MVP with 48K bytes of User Memory, three terminals, and telecommunications option are to be configured. The configuration (named "SAMPLE") will have four partitions. A 15K-byte telecommunications program will be designated for automatic bootstrapping, as a background job sharing terminal #1. Disabled programming will be specified for this partition so that it cannot be modified inadvertently. Remaining memory will be divided equally among the other three partitions.

In general, the order of executing @GENPART options is: (1) SF'08--to load a configuration, (2) SF'00--to modify this configuration by adding or deleting partitions, (3) SF'04--to create the new partition parameters, (4) SF'05--to create the Master Device Table, (5) SF'06--to create the broadcast message, (6) SF'09--to save the configuration with a name other than 'current', and (7) SF'15--to execute the configuration. Therefore, in the example that follows, these options are discussed in their probable order of use.

Load a Configuration (SF'08) (When @GENPART is first executed, this display occurs without pressing SF'08)

```
        LIST OF STORED CONFIGURATION (#PARTITONS)
                    current          (1)

CONFIGURATION 'current' LOADED. NAME OF CONFIGURATION TO LOAD? _____
```

The last configuration executed (called 'current') is automatically loaded. To load any other configuration, enter its name, then press RETURN. Since, in this example, a completely new configuration is to be created, press SF'00--Clear Partition.

Clear Partitions (SF'00) The program responds with a display that requests the total number of terminals that are to be configured into the system and the number of partitions that will be created. Available User Memory is automatically calculated and displayed. Note that the 3K of Operating System overhead space in bank #1 is automatically deducted from the available-memory quantity. Remaining memory is updated and displayed as memory is allocated to the partitions.

```
AVAILABLE USER MEMORY = 45K
REMAINING USER MEMORY = 45K
NO. OF TERMINALS?
NO. OF PARTITIONS?
```

In this example, there will be four partitions; enter 4 in response to the "NUMBER OF PARTITIONS?" prompt, and then key RETURN. The program automatically invokes option SF'04 (Edit Partition) to allow the editing of partition parameters.

Edit Partitions (SF'04) This option displays default parameters for all partitions and initiates a cycle of prompts for the altering of these parameters. The cycle recurs until another option is selected. The user is thus allowed to modify parameters for each partition. The display is updated each time an item is entered.

```
PARTITION SIZE (K)     TERMINAL PROGRAMMABLE PROGRAM
   1      _____            1              Y
   2      _____            2              Y
   3      _____            3              Y
   4      _____            4              Y

EDIT WHICH PARTITION (default = 1)?
```

In this example, the telecommunications program will be run in partition #2. Begin, therefore, by editing the parameters for partition #2. Enter 2, then key RETURN. An asterisk (*) appears beside the number of the partition whose parameters are being edited, and the following series of prompts will be displayed in succession at the bottom of the screen:

```
PARTITION SIZE (default = 0)?
```

Any value greater than 1.25K and less than the amount of remaining User Memory is a valid response. Note that the default value (zero kilobytes) is not a legal value when a user specifies each partition size individually; however, when all remaining memory is to be divided evenly, a partition size of 0 (zero) is legal.

The telecommunications program that is to be run in this partition will require 15K. To allocate 15K of User Memory to partition #2, enter 15, then key RETURN. The following prompt should be displayed at the bottom of the screen:

```
TERMINAL (default = 2)?
```

The telecommunication program will be a background job controlled at terminal #1. To establish assignment between this partition (partition #2) and terminal #1, enter 1 and key RETURN. The following prompt then occurs.

```
ENABLE PROGRAMMING (Y or N)?
```

By default, programming is allowed for all partitions; however, to prevent inadvertent modification of the telecommunications program, "disabled programming" will be specified for partition #2. To specify disabled programming mode for this partition, enter N, then key RETURN. The name of a program to be automatically loaded into this partition is now requested as follows:

```
NAME OF PROGRAM TO LOAD?
```

The name of the telecommunication program that will be run in partition #2 is "TELE-COM". Enter "TELE-COM" and then key RETURN. When the configuration is executed, the telecommunications program will be automatically loaded from the system disk into partition #2, and will then be run.

At this point, editing of the parameters for partition #2 is complete. Partitions #1, #3, and #4 require further modification. Remaining memory is to be divided evenly between those remaining partitions. Press SF'02 (Divide Memory Evenly) and the remaining 30K should be distributed evenly among partitions #1, #3, and #4. The system returns to the initial "EDIT WHICH PARTITION?" prompt. All that remains is to establish assignment between terminal #2 and partition #3, and between terminal #3 and partition #4. Enter these values into the table for partitions #3 and 4. Upon completion of this operation, the table should appear as follows:

PARTITION	SIZE (K)	TERMINAL	PROGRAMMABLE PROGRAM
1	10.00	1	Y
2	15.00	1	N
3	10.00	2	Y
4	10.00	3	Y

Once all partitions have been edited, SF'05 is used to leave the "Edit Partition" cycle and then invoke the "Edit Master Device Table" option. Note that it is legal to exit the Edit Partition Cycle (SF'04) without answering all prompts; in this case, the specified default values are used by @GENPART and the Operating System.

Edit Device Table (SF'05) This option displays the default values resident in the Master Device Table. Notice that by default, every device specified is available to all users.

```
DEVICE      PARTITION          DEVICE      PARTITION

1.          /215               all         17.

2.          /310               all         18.

3.          /320               all         19.

 .                                           .
 .                                           .
 .                                           .

16.                                         32.

    EDIT WHICH ENTRY (default = 1)?
```

In this example configuration, a fourth device (telecommunications controller) is used, in addition to the three default devices. The device address of this controller is Hex 01C. To specify this device in the Master Device Table, enter "4", then key RETURN. An asterisk (*) will appear beside the number 4 in the table. Several prompts are displayed in succession at the bottom of the screen; the table is updated each time an item is edited. The user is requested to enter the device address with the following prompt:

```
DEVICE ADDRESS (default = /000,/000 to delete entry)?
```

Enter /01C, then key RETURN. Another prompt now appears, and the user is requested to specify assignment for the peripheral device with one or more partitions:

```
ALLOCATE DEVICE TO WHICH PARTITION (default = all)?
```

For this example, enter a "2", then key RETURN to allocate the peripheral and its controller to partition #2. This display cycle will continue, in order to allow the user to edit all entries in the Master Device Table. When the parameters for all peripheral/partition allocations have been specified, the user can select another S.F. option to exit the "Edit Device Table" mode.

Broadcast Message (SF'06) When SF'06 is depressed, the following display occurs at the bottom of the CRT display.

```
BROADCAST MESSAGE:

------------------------------------------------------------
```

NOTE:

The system is in EDIT mode during entry of the broadcast message. While in EDIT mode, all S.F. Keys revert to their system-defined EDIT functions. The S.F. Keys cannot be used for their @GENPART-defined functions until the entry of the broadcast message is complete and the system leaves the EDIT mode.

Any message in which the number of characters and spaces does not exceed the number of dashes displayed on the CRT is valid. For this example, enter * * * THE SYSTEM WILL GO DOWN AT NOON * * *. Now key RETURN. When the broadcast message has been entered, all partition-generation parameters for the example configuration have been specified. This configuration can now be saved for later use (SF'09) or executed (SF'15). Pressing SF'09 allows the operator to save this configuration on disk under a unique name.

Save Configuration (SF'09) When SF'09 is depressed, the following display occurs at the bottom of the CRT display.

```
CHECK CONFIGURATION TO SAVE.  CONFIGURATION NAME? ----------
```

NOTE:

In order to save a configuration, the system diskette must be write-enabled (i.e., unprotected; the write-protect notch must be covered). If the system disk is a hard disk, note that the hard disk is always write-enabled.

The configuration currently in memory will automatically be saved under the name 'current' (if the system platter is write-enabled). However, each time a new configuration is executed, the new parameters replace the old parameters in the 'current' file. In order to save a configuration so that it can be retrieved for future use, it should be saved under a unique name. The name to be used for this sample configuration is, appropriately, "SAMPLE". Enter "SAMPLE", then key RETURN. The configuration is saved under the name SAMPLE.

Execute Configuration (SF'15) Once all parameters of a configuration have been defined, the system configuration can be executed. To execute a configuration, press SF'15. The configuration table will appear near the bottom of the CRT, along with a prompt requesting the operator to verify the configuration parameters to be executed.

```
CHECK CONFIGURATION OK TO EXECUTE (Y or N)?
```

If Y (RETURN) is entered, this configuration will be executed. If N (RETURN) is entered, the system returns to the beginning of the "Edit Partition" cycle (SF'04).

NOTE:

Once executed, a configuration can only be changed by first Master Initializing the system, and then, by specifying the new parameters.

Delete a Configuration (SF'10)

Since this exercise generates only a sample configuration, the configuration should be deleted, in order to save more space for actual configuration records. The following prompt will request which configuration to delete.

```
DELETE WHICH CONFIGURATION?
```

Enter "SAMPLE", then key RETURN; the configuration will be deleted from the system disk.

4.3 GENERATING EVENLY-DIVIDED PARTITIONS: A SAMPLE PROGRAM

Load the MVP BASIC-2 Operating System by keying the appropriate SF' key on terminal #1. Approximately thirty seconds later, the following should appear on terminal #1's display:

```
                    *** PARTITION GENERATION ***

                                                OPTIONS:
LIST OF STORED CONFIGURATION (#PARTITIONS)
                                          SF'00 - CLEAR PARTITIONS
     1.  current              (2)         SF'01 - CLEAR DEVICE TABLE

                                          SF'02 - DIVIDE MEM. EVENLY

                                          SF'04 - EDIT PARTITION
                                          SF'05 - EDIT DEVICE TABLE
                                          SF'06 - EDIT $MSG

                                          SF'08 - LOAD CONFIGURATION
                                          SF'09 - SAVE CONFIGURATION
                                          SF'10 - DELETE CONFIGURATION

                                          SF'15 - EXECUTE
                                             PN - HELP

CONFIGURATION "current" LOADED.  NAME OF CONFIGURATION TO LOAD? _________
```

Key SF'00 to initialize all terminals and clear the partitions. The following will then appear:

```
                    *** PARTITION GENERATION ***


AVAILABLE USER MEMORY = 61K () () ()
REMAINING USER MEMORY = 61K () () ()  OPTIONS:
NO. OF TERMINALS? ____                   SF'00 - CLEAR PARTITIONS
NO. OF PARTITIONS? ____                  SF'01 - CLEAR DEVICE TABLE

                                         SF'02 - DIVIDE MEM. EVENLY

                                         SF'04 - EDIT PARTITION
                                         SF'05 - EDIT DEVICE TABLE
                                         SF'06 - EDIT $MSG

                                         SF'08 - LOAD CONFIGURATION
                                         SF'09 - SAVE CONFIGURATION
                                         SF'10 - DELETE CONFIGURATION

                                         SF'15 - EXECUTE
                                            FN - HELP
```

Answer the prompt "NO. OF TERMINALS?" prompt with the number of terminals on the system, then answer the "NO. OF PARTITIONS?" prompt. Enter the appropriate number, then key EXECUTE.

```
                    *** PARTITION GENERATION ***

AVAILABLE USER MEMORY = 61K
REMAINING USER MEMORY = 61K                    OPTIONS:
PARTITION SIZE (K) TERMINAL PROGRAMMABLE           SF'00 - CLEAR PARTITIONS
                                                   SF'01 - CLEAR DEVICE TABLE
PROGRAM
  1          -          1          Y                SF'02 - DIVIDE MEM. EVENLY
  2          -          2          Y
                                                   SF'04 - EDIT PARTITION
                                                   SF'05 - EDIT DEVICE TABLE
                                                   SF'06 - EDIT $MSG

                                                   SF'08 - LOAD CONFIGURATION
                                                   SF'09 - SAVE CONFIGURATION
                                                   SF'10 - DELETE CONFIGURATION

                                                   SF'15 - EXECUTE
                                                      FN - HELP

CHECK CONFIGURATION.  OK TO EXECUTE (Y OR N)?
```

Key SF'02 - Divide memory evenly. Available memory should be apportioned equally among the number of terminals entered in the above step. The following should appear:

```
                    *** PARTITION GENERATION ***


AVAILABLE USER MEMORY = 61K
REMAINING USER MEMORY = 0 K
                                               OPTIONS:
                                                SF'00 - CLEAR PARTITIONS
PARTITION SIZE (K) TERMINAL                     SF'01 - CLEAR DEVICE TABLE
   1       30.50      1
   2       30.50      2                         SF'02 - DIVIDE MEM. EVENLY

                                                SF'04 - EDIT PARTITION
                                                SF'05 - EDIT DEVICE TABLE
                                                SF'06 - EDIT $MSG

                                                SF'08 - LOAD CONFIGURATION
                                                SF'09 - SAVE CONFIGURATION
                                                SF'10 - DELETE CONFIGURATION

                                                SF'15 - EXECUTE
                                                   FN - HELP

EDIT WHICH PARTITIONS (default = 1)?
```

Finally key SF'15 (EXECUTE). A prompt will appear "CHECK CONFIGURATION. OK TO EXECUTE (Y OR N)?". Enter "Y" and key EXECUTE if the configuration is correct. All terminals should now display "READY (BASIC-2)": each terminal can now be used as an independent processor, a "personal" system.

4.4 CUSTOMIZED PARTITION GENERATION

The user may, if he so desires, write his own partition-generation utility. Further description of this approach is given below; also, refer to the BASIC-2 Language Reference Manual (WL# 700-4080, 80.1, & 80.2) for a detailed description of the $INIT statement.

Streamlining the @GENPART Program:

Once initially defined and stored on disk, configuration parameters in a specified system configuration can be passed to the Operating System and executed automatically during Master Initialization, with no operator intervention. REM statements near the beginning of the @GENPART program will tell the user how to streamline the program to operate in this manner.

Use of the $INIT Statement:

When the Wang utility @GENPART does not meet a user's needs, it is also possible to create a customized configuration program using the BASIC-2 statement $INIT.

$INIT

General Forms:

Program Mode Statement: (Pass initial configuration parameters to the Operating System)

$INIT (alpha-1, alpha-2, alpha-3, alpha-4, alpha-5 (, alpha-6)

Where: alpha = literal-string
alpha-variable

Immediate Mode Statement: (Reconfigure system)

```
$INIT "password"
```

Where: password = System reconfiguration password; this must be a literal string.

Once configured, the system can be reconfigured only by executing the "$INIT password" statement at terminal #1. Control is passed to the system bootstrap; the message

```
MOUNT SYSTEM PLATTER
PRESS RESET
```

is displayed, and the system can be loaded and reconfigured as if it had just been powered-up.

In order to protect against inadvertent reconfiguration, $INIT can be executed at terminal #1 only. Additionally, reconfiguration is password-protected. An error results if the proper password is not included in the immediate-mode $INIT command and reconfiguration does not occur. The default password is "SYSTEM"; thus, the operator on terminal #1 would enter:

```
:$INIT "SYSTEM"
```

in order to pass control to the system BOOTSTRAP. The password can be changed by passing a new password to the OS via the 'alpha-6' parameter in the $INIT program statement (explanation follows). However, if the system is powered off, or if an immediate mode $INIT is executed, the password reverts back to "SYSTEM". The password can be from 1 to 8 characters in length.

The user need not be concerned with the complex form of $INIT, unless a customized partition-generator program is required. It is recommended that the Wang-supplied utility, "@GENPART," or a modified version of it be used for configuring the system, to ensure that the proper configuration parameters are passed to the Operating System. If $INIT parameters are not properly set, the system may be erroneously configured, produce unpredictable errors, and/or lock out all terminals. In order to restore operation following any of these error conditions, it may be necessary to power the CPU off and on (reinitialize the system).

Configuration parameters are defined as follows:

alpha-1 = size of each partition.

Length of string = 17.
Size = binary value indicating number of 256-byte pages of memory allocated for a partition.
Byte 1 = size of partition 1.
Byte 2 = size of partition 2.
.
.
.
Byte n = size of partition n.
Byte n+1 = HEX (00).

alpha-2 = terminal number for each partition.

Length of string = 16.
Terminal number = (in binary) of terminal assigned to a partition.
Byte 1 = terminal number for partition 1.
Byte 2 = terminal number for partition 2.
.
.
.
Byte n = terminal number for partition n.
Remaining bytes must = HEX (00).

alpha-3 = partition modes.

Length of string = 16.
Mode, bit 01 = 1 if and only if programming is not allowed on this partition.
Mode, bit 02 = 1 if and only if a program is to be bootstrapped into this partition.
Byte 1 = mode of partition 1.
Byte 2 = mode of partition 2.
.
.
.
Byte n = mode of partition n.

alpha-4 = bootstrap program name for each partition.

Length = 128 bytes.
Bootstrap program name = 8-byte literal-string specifying the program to be automatically loaded and run after partition generation.
1st 8 bytes = bootstrap name for partition 1.
2nd 8 bytes = bootstrap name for partition 2.
.
.
.
Nth 8 bytes = bootstrap name for partition n.

alpha-5 = device table.

Length of string = 99.
A device is specified by 3 bytes.
1st byte, low 4-bits = device-type (disk must be 3 or B).
2nd byte = physical device-address.
3rd byte = number of the partition for which the device is to be opened (0 if none).
1st 3 bytes = device specification for device 1.
2nd 3 bytes = device specification for device 2.
.
.
.
Nth 3 bytes = device specification for device n.
(N + 1) 3 bytes = 000000_{16}

alpha-6 = reconfiguration password.
Length of string = 8
1st eight bytes are the password.

Example of Valid Syntax:

```
$INIT "SYSTEM"
10 $INIT (S$,T$,M$,N$(),D$)
20 $INIT (S$,T$,M$,N$(),D$, P$)
```

4.5 COPYING THE SYSTEM DISK

Using Floppy Disk:

1. Be sure the Write-Protect Notch on the backup diskette is covered (the diskette must be unprotected, write-enabled). Insert the backup diskette into the leftmost slot of the primary diskette unit (address 310). Ensure that the Write-Protect Notch on the system disk is uncovered (protected from write operations, write-disabled) and insert the system diskette into the second drive slot.

2. The backup diskette must be formatted before any information can be written on it. The FORMAT button is surrounded by a protective ring to prevent accidental activation of the formatting procedure; this is a safety feature. (The formatting operation erases any data stored on the diskette.) To format the diskette, use the tip of a pen or pencil to depress the FORMAT button on the disk control panel, located above Drive #1. The FORMAT button must be held in for approximately $1/10^{th}$ of a second; the Format lamp above the drive slot should light.

3. When formatting has been completed, a message will be displayed to that effect. Enter COPY RF or MOVE RF and then RETURN to create a backup copy of the system disk.

Using a Hard Disk Platter -- 2260C, 2260BC, 2280 ONLY:

1. Insert the backup removable cartridge into the disk drive (address Hex B10). Note that the system disk (to be copied) is the fixed platter, resident in the same disk drive.

2. The backup cartridge must be formatted before any information can be written on it. (The formatting operation erases any data stored on the disk.) To format the backup removable cartridge, clear the CPU and then load "@FORMAT" from the system disk.

EXAMPLE: CLEAR (Return)
LOAD DCF "@FORMAT" (Assuming default address to be Hex 310)
RUN (Return)

3. When formatting has been completed, a message will be displayed to that effect. Enter COPY FR or MOVE FR and then RETURN to create a backup copy of the system disk.

Using a Hard Disk Platter -- 2260B ONLY:

1. Insert the backup removable cartridge into the disk drive (address Hex B10). Note that the system disk (to be copied) is the fixed platter, resident in the same disk drive.

2. To format the backup removable cartridge, place the platter-select switch, located on the disk processor chassis front panel, in the "UP" position (this selects the removable cartridge). Turn the format KEY switch to the right (clockwise). Depress the yellow format button located next to the KEY switch. The yellow lamp located next to the yellow pushbutton switch should illuminate, indicating that formatting is in-process. When the yellow lamp extinguishes--and the red error lamp should not be on at this time--formatting is complete and the key switch should be turned off (to the left, counter-clockwise).

3. Enter COPY FR or MOVE FR and then RETURN to create a backup copy of the system disk.

4.6 MODIFYING DEVICE TABLE ENTRIES

Master Device Table Modifications:

Refer to the EDIT DEVICE TABLE function (SF'05) in the @GENPART discussion given earlier in this section.

Partition Device Table Modifications:

Device Table entries can be modified either explicitly, with a SELECT statement, or implicitly with a CLEAR command, the RESET key, or Master Initialization of the system. In general, therefore, Partition Device Table entries remain in effect until one of the following operations is performed:

- A SELECT statement is executed explicitly redefining one or more specified entries
- A CLEAR command with no parameters is executed
- The system is Master Initialized (see below);

Whenever necessary, the Partition Device Table can be displayed for debugging purposes by using the BASIC statement LIST DT (List Device Table).

LIST DT displays, in hexadecimal notation, the device table belonging to the partition/terminal originating the LIST DT statement. The Partition Device Table is displayed at the requesting terminal. More detailed information concerning partition device-table modifications can be found in the 2200MVP Reference Manual: WL#700-4080

4.7 SPECIAL PROGRAMMING CONSIDERATIONS

4.7.1 Time-Dependent Software

1. The execution time of a given program varies from one machine to another. Execution on the MVP depends upon the current load of the CPU.
2. 2236D CRT refresh speed, 19.2 Kilobaud, is much slower than in 2226 CRTs. Thus, programs written to update the entire screen may affect the operating speed of the system.

3. LINPUT rather than KEYIN is recommended for data entry, since response time with KEYIN will vary, and LINPUT requires no CPU processing between keystrokes.

4. Using FOR/NEXT loops for delaying, (e.g., maintaining a message on the screen for a specified amount of time) uses excessive CPU time. Delay time varies depending upon the current work load of the CPU. Use of the SELECT P statement is recommended.

5. Instrumentation that is critically timed by the program may not work properly.

4.7.2 Peripherals

1. For line printers, plotters, 2228B and any other device that must be allocated to a specified user for a period of time, new $OPEN and $CLOSE statements are provided. Other than making certain that these statements are added, the programmer need not change the body of a program.

2. All Console Input, INPUT, and LINPUT statements utilize 2236MXD controllers. Therefore, these statements may not be used with the Model 2250 or telecommunications-control boards. This means, further, that the echo characters may not be sent to the line printer.

4.7.3 $GIO Restrictions

1. CBS is not issued to the 2236MXD.

2. Input not allowed from 2236MXD (i.e., console keyboard).

3. Timeouts and delays are allowed for output; however, the timeout or delay value is a minimum time. The value applies to the execution time allocated to this program; if other programs are executing, the actual delay time will be longer than specified.

4. There is an implicit timeout (with error) of 1 millisecond for input (non-MXD). A timeout of up to 10 ms can be specified.

4.7.4 I/O Statement Restrictions

The following chart defines which devices the MVP Operating System permits the statement to communicate with. ERR #48 results when a BASIC statement addresses an illegal device.

STATEMENT OR OPERATION:	2236D TERMINAL KEYBOARD	2236D TERMINAL CRT	2236D TERMINAL LOCAL PRINTER	DEVICES OTHER THAN 2236D TERMINALS
Console Output*		X	X	X
PRINT		X	X	X
PRINTUSING		X	X	X
HEXPRINT		X	X	X
LIST		X	X	X
PLOT		X	X	X
Console Input	X			
INPUT	X			
LINPUT	X			
KEYIN	X			X
$IF ON/OFF	X			X
$GIO		X	X	X
SELECT ON (interrupt)				X
Disk Statements				X

*Console Output (keystroke echo, error, END, STOP messages, and LINPUT and INPUT prompts) is always directed to the terminal CRT except for TRACE output which can be selected to another device (such as a printer).

4.7.5 Default Disk Address

Unlike the 2200VP, whose default disk address is always /310 after power on, the MVP's default disk address after power on is set to the address of the disk from which the system was loaded. That is

SF'00 sets default address to	/310
'01	/B10
'02	/320
'03	/B20

After partition generation, the default disk address for each partition is set to the default disk address of partition #1 at the time of partition generation.

4.7.6 Continue

The MVP supports CONTINUE as an Immediate Mode statement rather than a command. Thus, CONTINUE need not be the only statement on a line; however, no statements may follow CONTINUE on the Immediate Mode line. This feature of CONTINUE is useful when program execution is to be continued with the terminal released to another partition. For example,

```
:$RELEASE TERMINAL : CONTINUE
```

4.8 PROGRAMMING THE 2209A ON THE 2200MVP

The present $GIO sequences, documented in table 4-1 of the 2209A manual, will lead to an input timeout error (I92) on the MVP. The MVP cannot allow one partition to wait for an input strobe (8607) for a long time, as this would be unfair to other users. The MVP hardware does not permit the MVP to switch users once an 860X microcommand has begun, because data may be lost in the process. The solution is to wait for the tape drive controller to become ready (1020) before asking the board for input. Thus the change to the $GIO sequence is to insert a 1020 microcommand after a CBS (44xx) that causes tape motion and before the single character input (8607) that follows the tape motion commands.

As mentioned in the 2209A manual, it is not necessary to keep the tape controller board enabled throughout an entire tape operation. The example of a look ahead read is given. In the example, the $IF ON statement is an acceptable substitute for the wait for ready micro-command (1020).

```
10 #GIO READ/07B (4400 1020 8607 442A C220, A$) B$ ()
or
20 $GIO LOOK AHEAD READ /07B (4400, A$)
.
.
.
30 $IF ON /07B, 500
.
.
.
500 $GIO READ CONTROLLER BUFFER /07B (1020 8607 442A C220, A$)
```

In the previous example, $IF ON and the 1020 microcommand in line 500 are redundant.

Another important MVP change is the increased importance of Master Reset (459C). The reset key on the 2236D console WILL NOT reset the tape drive controller. If a reset from the console happens to occur in the middle of the execution of a tape drive $GIO sequence, the tape drive controller will be left in an unpredictable state. In such cases, it is important that tape drive controller be reset by sending a CBS of HEX (9C) without waiting for ready (459C).

The Status $GIO sequence is currently documented as allowable at any time (CBS of 88 without waiting for ready). Experience has shown that reading controller status during tape operations sometimes interferes with proper controller operation. The status sequence should be used to read tape drive status when the tape is not in motion (448B rather than 458B). $IF ON or the $GIO micocommand 1010 should be used to test for "tape operation complete".

On the VP and MVP, the $GIO sequence 1300 A000 is a faster multi-character output than the A200 in the present tape drive manual.

To summarize, the new recommended VP/MVP $GIO sequence for the 2209A tape drive are listed below:

```
Backspace file        $GIO BSF /07B (4405 1020 8607, A$)
Backspace record      $GIO BSR /07B (4404 1020 8607, A$)
Forwardspace file     $GIO FSF /07B (4402 1020 8607, A$)
Forwardspace record   $GIO FSF /07B (4408 1020 8607, A$)
Read                  $GIO READ /07B (4404 1020 8607 442A C220, A$) B$()
Rewind                $GIO REWIND /07B (4446 1020 8607, A$)
Write EOF             $GIO WEOF /07B (4403 1020 8607, A$)
Write Gap             $GIO WGAP /07B (4407 1020 8607, A$)
Write                 $GIO WRITE /07B (4429 1300 A000 4401 1020 8607, A$) B$()
Look Ahead Read       $GIO LAR /07B (4400, A$)
(Subset of Read)
Finish Read           $GIO FR /07B (1020 8607 442A C220, A$) B$ ()
(Subset of Read)
Buffer Write          $GIO BW /07B (4429 1300 A000 4401, A$) B$ ()
(Subset of Write)
Finish Write          $GIO FW /07B (1020 8607, B$)
(Subset of Write)
Master Reset          $GIO RESET /07B (459C, B$)
Status                $GIO STATUS /07B (448B, 1020 8706, B$)
```

NOTES:

SECTION 5
SYSTEM-LEVEL THEORY OF OPERATION

5.1 INTRODUCTION

Overall operation of the 2200MVP is handled collectively by hardware, firmware, and software; however, the key to understanding how each major element of the system interacts with others comes by first understanding the method of memory control used in the Central Processor. This discussion will therefore commence in that general area.

5.2 MEMORY RESOURCES IN THE 2200MVP

There are two random-access memory units in the 2200MVP--Control Memory and User Memory.

Microcode for the Operating System is contained in (loaded into) Control Memory. The Operating System is a software package dedicated to central processor time management, system memory management, and I/O operations management. Control Memory comprises twenty-thousand 24-bit words, and that microcode is not accessible to users.

Physically separate from Control Memory is the RAM space allocated for User Memory (also referred to as "Data Memory" in other sections of this manual)--for storage of user programs, user data, and other information needed for correct user program execution. User Memory is divided into areas known as "banks". In the 2200MVP, a maximum of four banks are possible. A system containing from 16 to 64 kilobytes of User Memory uses only bank #1. In that first bank, memory may be added in 16K increments up to the 64K maximum. Memory in banks 2 and 3 may be added only in 32K increments. User memory in bank #4 may be added only in the full 64-Kilobyte size.

5.3 MULTI-USER MEMORY MANAGEMENT

In a multiple-user system such as the 2200MVP, system resources must be shared. The simplest technique of sharing user memory space is called "partitioning".

Normally, the word "partition" means "a dividing wall". However, in the computer industry, the word has come to mean the space enclosed by the wall, rather than the wall itself. Henceforth, when discussing partitioned memory management, the "partition" is a block of memory space with specified address boundaries; it is not a boundary itself. The 2200MVP is configured such that each user is allocated one or more blocks (partitions) of User RAM which belong exclusively to him.

5.4 PARTITIONING 2200MVP USER MEMORY

5.4.1 MASTER INITIALIZATION -- A PREREQUISITE FOR PARTITIONING

During Master Initialization, before user partitions are generated and allocated for system users, a "system-use" block--comprising the first 3K in Bank #1 of User (Data) Memory--is established for Operating System housekeeping. (For this preliminary allocation, the Operating System might be loosely thought of as another "user" of User RAM space, requiring its own partition.)

5.4.2 GENERATING THE PARTITIONS

The number of partitions to be created and the amount of User Memory to be allocated to each partition are specified by the user in a process called "partition generation". This process also involves specifying certain attributes for each partition and supplying the addresses of peripheral devices connected to the system.

Once the Operating System has been loaded into Control Memory (thus completing Master Initialization), the special utility program "@GENPART" is loaded and executed at terminal #1. This program leads the system operator through the necessary steps for "partition generation". A series of display prompts appear at terminal #1 which require the user operating that terminal to supply information pertinent to each partition and each shared peripheral device.

A "system configuration" is created by the @GENPART utility. Once created, a system configuration can be saved on disk for later recall. For this reason, a system configuration need be defined only once. A variety of system configurations can be created for different processing requirements; the operator can then select an appropriate configuration, as needed.

When the user has provided all of the information requested by @GENPART, or when the desired saved configuration is selected from the @GENPART display, the BASIC-2 statement $INIT must be executed. In the case of the Wang version of @GENPART, execution of $INIT is accomplished by keying SF 15. $INIT directs the Operating System to allocate resources as prescribed in @GENPART, in order to create the desired system configuration. Note that the $INIT statement alone (customized configuration) may be used instead of the Wang @GENPART program. In either case, it is the $INIT statement which ultimately causes configuration to be carried out.

Once partition generation (partition allocation) has been implemented, each partition can be handled much like the entire user memory space of a single-user 2200 System: program text can be entered by a user, starting near the low end of his allocated partition, and his text entry progresses with ascending User Memory addresses; variable data for that program can be entered starting at the end (highest address) of his partition, and entry of that data progresses with descending User Memory addresses. This information will be illustrated in a partition-scheme diagram which appears in subsequent text of this section.

The MVP Operating System and CPU hardware will support a maximum of 16 partitions and 8 system users. All 16 partitions may be allocated to a single user, or multiple-parititon configurations may be created for each user. The 16 partitions (maximum configuration) may reside entirely within a single bank, or may be split up between all four banks (as could be the case for a 256K MVP). One restriction, in regards to this latter statement, is that each partition must be defined wholly within the confines of a bank; that is, no user partition is allowed to extend from one bank to the next.

NOTE:

The first 8K of banks 2, 3, and 4 are non-addressable, due to certain constraints of the MVP Operating System; this means that prior to partition generation time, there is only 56K (maximum loading) left for partitioning in each of those banks. A 256-Kilobyte MVP therefore provides an actual total of 229 Kilobytes for partitioning of User Memory. (61K in bank #1, plus 56K each for banks 2, 3, & 4)

FIGURE 5-1 2200MVP USER MEMORY



5.4.3 PARTITION SIZE & INTERNAL ALLOCATIONS

Partition sizes are specified in 256-byte (1/4K) increments. The maximum size that may be specified for any user partition is 1525K. The guideline for maximum partition size is, as explained previously, that each partition must be defined wholly within the confines of a bank; no user partition is allowed to extend from one bank to the next.

The first 947 bytes of each partition is used by the Operating System for the operational Housekeeping" requirements of that partition (this is not to be confused with the "system-use" block in bank #1). Within each partition, there is also a User Program Text area, a Work Buffer, a Free Space area, a Value Stack, and a User Data Space (further explanation follows). Realize that neither the 947-byte housekeeping space, nor the Work Buffer, nor the Value Stack in each partition is addressable by the user; instead, values are stored in and retrieved from those blocks by the Operating System, according to the the conditions of execution existing in that partition at any given moment.

FIGURE 5-2

INTERNAL PARTITION ALLOCATIONS



The Value Stack is not of fixed size; it expands and contracts in size during the course of program execution, and its size is zero prior to program execution. Typically, the Value Stack serves as a storage space for transient operands during the evaluation of mathematical expressions; subroutine return address information is also stored here, as required by the user's program.

The Work Buffer "floats" at the end of the Program Text area in memory. It is used to temporarily store information transferred into memory from the keyboard's input buffer, as well as for temporary storage of data for certain system functions such as LIST DC, MOVE and COPY. Immediate Mode lines and

system commands transferred to the Work Buffer are immediately executed and then cleared; numbered program lines are moved from the Work Buffer area to the Program Text area so that they will be threaded into the user's program.

The Work Buffer can become as large as necessary (subject to available space) to contain an entered line. In every case, however, the system reserves a fixed minimum of 192 bytes for the Work Buffer.

When the addition of a new program line or variable threatens to overlap into the minimum buffer area, a memory overflow error is signaled, and the program line or variable is not stored.

The actual amount of free space that exists in a partition at any given moment may be calculated by the two BASIC functions SPACE and END. Before computing this free space, the system automatically subtracts 192 bytes from the available space (for the minimum Work Buffer area). Thus, if END and SPACE return free space values of zero, there remains a minimum of 192 bytes still available for the Work Buffer.

It is important to recognize that a situation may arise in which initially, there is sufficient free space to enter a program, out not enough free space to execute the program; this occurs when execution of a user's program causes the the Value Stack to expand beyond its allowed free-space limitations. The "SPACE" function can be used to determine just how much free space actually is available. Free space must be checked at the point during program execution where the Value Stack attains its maximum size. Typically, this condition occurs when the program executes the innermost loop in series of nested loops. SPACE can be executed in that innermost loop to determine how much free space is available at that point.

The SPACE function returns, to the workstation screen, the amount of memory not currently occupied by program text or data, minus the amount occupied by the Value Stack. This value represents the actual amount of free space in memory at any point during program execution.

The END function does not subtract the space taken up by the Value Stack.

The Meaning of "Negative" Free Space:

Although the system ensures that a minimum of 192 bytes always remain unoccupied by program text or variables in memory, it does permit the Value Stack to utilize a portion of this minimum buffer area. Up to 128 bytes of the 192-byte minimum Work Buffer can be used by the Value Stack. This fact implies that a program can be run even when memory is legally "full," since additions to the Value Stack during execution can overlap into the reserved Work Buffer area. Note that in this case the SPACE function would return a negative free space value. To understand why this is so, consider the following:



FIGURE 5-3
"Negative" Free Space

When memory is so fully packed that the Value Stack must occupy part of the minimum buffer area, size of the Value Stack is subtracted from zero by SPACE, yielding a negative free space figure. Thus, a free space value of -100, returned by SPACE, indicates that memory is legally "full"; however, 100 bytes of the reserved minimum buffer have been used by the Value Stack. Since a maximum of 128 bytes of the minimum buffer area can be used by the Value Stack, SPACE cannot return a value less than -128. When the Value Stack requires more than 128 bytes of the buffer, a memory overflow error is signaled.

5.5 THE SERVICING OF PARTITIONS

5.5.1 TIME-SLICE PROCESSING

The MVP CPU services each partition (max.= 16) in a repetitive, ordered sequence. Each partition is given a standard 30 ms. "time slice", during which exclusive use of the CPU is granted. A limited number of program or immediate-mode operations can be executed during this interval. For this purpose, the CPU has a 30-millisecond timer which is set at the beginning of each timeslice; this clock is checked periodically for expiration of the 30-ms limit. For reasons which will be explained in subsequent text of this section, note that time slices are not always allowed to last the full 30 ms.

When a partition's time slice ends, the Operating System saves (stores) all current status conditions for that partition. The Operating System then proceeds to load the status of the next partition into the CPU and begins a new 30-ms time slice. The exact moment when execution is halted in a partition is called the "breakpoint" of the time slice. The programmer cannot predict in advance when a breakpoint will take place, but the occurrence of breakpoints is of little or no concern to him. Further, since the ordered time slice arrangement is repeated at high speed, all user programs appear to operate simultaneously.

Whenever a partition is given a new time slice, conditions that existed at the end of that partition's previous time slice will be restored, and processing for that application resumes for the duration of the new time slice.

5.5.2 BREAKPOINTING

As previously mentioned, a time slice does not always last exactly 30 milliseconds. Unlike many operating systems, the MVP Operating System will cause breakpoints whenever it is convenient or advantageous, rather than only allowing breakpoints to occur upon expiration of the the CPU time-slice clock. Specifically, under the direction of the Operating System, a breakpoint may occur if a peripheral device being addressed is busy, or if a peripheral device being addressed is being "hogged*" by another partition; either condition is called an "I/O breakpoint".

---

* "Hogging" of system peripherals will be explained in paragraph 5.11.

For instance, if the partition that has the current time slice attempts a disk access, and if the disk is temporarily being "hogged" (used exclusively) by another partition, the hogging condition is quickly detected and a breakpoint occurs in the current partition's time slice.

The term "I/O breakpoint" should not be confused with "program breakpoint". Program breakpoints are conditional, scheduled halts in a user's program; they are a means, for instance, of monitoring an I/O port for pending data entry requests. Program breakpoints are written into the user's program by the user.

I/O breakpoints differ from program breakpoints in that the partition interrupted by an I/O breakpoint is specifically marked "waiting for I/O" by the Operating System. When that partition is given another time slice, the Operating System takes only microseconds to decide whether I/O processing may proceed or whether the partition is still waiting for the I/O device and must therefore be bypassed. The Operating System temporarily bypasses that partition as effectively as if it had been entirely removed from the system during the I/O waiting period.

The CPU is much faster than any of its peripherals, and for this reason, breakpointing during I/O allows the MVP to perform work with other partitions while the I/O operation is still being carried out. For example, when a program uses KEYIN to receive data from a keyboard, the CPU can give time slices to other partitions between operator keystrokes. In a similar manner, several partitions can be serviced by the CPU during a carriage return on a 2221W printer.

5.6 ASSIGNMENT, ATTACHMENT, and FOREGROUND/BACKGROUND PROCESSING

5.6.1 ASSIGNMENT

Although system resources must be shared in the 2200MVP, each user is given the impression of having his own personal system--his own terminal, his own memory, his own peripherals. As previously explained, the exact configuration of each user's "personal system" is specified by an operator at partition generation time. Partitions and terminals configured (by the Operating System) into one such "personal" system are said to be in a state of "assignment"; that is, they are assigned to each other as integral parts of an independently-functioning personal computer system.

Assignment alone is only a prerequisite for the actual operation of each "personal" system. In order to use any facility of the system, attachment is required.

5.6.2 ATTACHMENT

"Attachment" is a state that exists when the Operating System establishes an active bidirectional communications link between a partition and a terminal that already have previous assignment to one another. In effect, a partition, during attachment, is moved into the "foreground" by the Operating System; subsequent interaction between operator and system are thus allowed. Unless attachment occurs, a user has no access to the MVP central processor. Without attachment, the user terminal is dumb, having no program mode, no immediate mode.

At any given time, only one attachment is possible in each user's "personal" system configuration. Attachment with the lowest-numbered assigned partition occurs automatically on completion of @GENPART. (Ref: $INIT statement in the VP/MVP Language Reference Manual, WL#700-4080).

To illustrate the states of assignment and attachment, consider the following:

Suppose that a program (arbitrarily called "program A") requires frequent operator interactions; another program, "B", belonging to the same user, requires only occasional interactions. The first requirement is that of assignment:

> The two partitions (one with program "A", the other with program "B") and the user's terminal must have been previously assigned to each other by the Operating System, that they might function as an integral unit, a "personal system".

So that program "A", the priority real-time program, can function on an interactive basis with the user terminal, the next requirement is that of attachment:

The Operating System moves the partition holding program "A" into the foreground. By this action, the Operating System attaches the user terminal and the partition to one another. For the duration of each subsequent time slice given to the foreground (attached) partition, both program and user can communicate with one another, and both have access to the CPU (program mode, immediate mode). Also by time-slice processing, program "B" runs "simultaneously" in the background, communicating with the CPU, communicating with certain peripherals. However, since this partition is running in the background, it is unable, for the moment, to interact with its assigned terminal.

When a background partition (program) attempts to communicate with its assigned terminal, and if that terminal is currently in a state of attachment with another assigned partition, execution of the background program is suspended (execution "hangs") until the requested terminal is released (detached) from the foreground partition and is then placed in a new state of attachment with the requesting partition. The formerly-attached partition is simultaneously moved into a background run-state by the Operating System.

Note that some background jobs may have no requirements for access to a terminal other than periodic displays of current job status. To avoid having such jobs "hang" while awaiting availability of the terminal, the $IF ON statement can be used to determine whether or not the terminal is currently attached (available) to the requesting partition; that is, $IF ON reveals whether or not the requesting partition is presently in the foreground run-state. [redacted] reveal that the terminal is in a state of attachment with the requesting partition, the status information is displayed; if not, the program branches to perform further processing before testing for availability of the terminal again.

5. [redacted]

"Release" of a terminal from a state of attachment is accomplished by executing the BASIC statement [redacted] either the program mode or the immediate mode. When a terminal has been released (detached) from a foreground partition, the assignment that existed between the terminal and the partition is still recognized and maintained by the Operating System.

Further, when a $RELEASE TERM is executed, the foreground partition is moved immediately to the background by the Operating System. Simultaneously, the Operating System establishes a new state of attachment between the terminal and the lowest-numbered waiting (suspended, assigned) background partition. Of course, each new partition selected for attachment is considered to be in the foreground for the duration of that selection. Note that the term "background" implies only assignment; "foreground" implies both assignment and attachment.

All waiting background partitions may have a need for access to the terminal within their assignment; however, each of the assigned background partitions (programs) is sequentially given access to the terminal (i.e., is brought into the foreground for attachment) only when:

1) The program operating in the foreground partition executes a $RELEASE TERM statement; this means that the terminal is released, in the program mode, to the next-highest-numbered waiting partition. (Special case: If the $RELEASE TERM statement is executed in the highest-numbered assigned partition, the terminal is given to the lowest-numbered waiting partition in the assignment.)

OR When:

2) The user executes a $RELEASE TERM statement in the immediate mode; the terminal is released to the next-highest-numbered waiting partition. (Due to the fact that the processing order of partitions is repeated by the CPU, if the $RELEASE TERM statement is executed when the highest-numbered partition is in the foreground (attached), the terminal is given to the lowest-numbered waiting background partition in the assignment.)

If there are no assigned partitions actually waiting for a terminal after it been released, it is possible for the operator at that terminal to request the Operating System to re-establish a state of attachment between his terminal and one of the partitions assigned in his "personal" system.

This is accomplished by keying either RESET or HALT on the terminal. On that signal, the Operating System moves the user's lowest-numbered assigned background partition to the foreground, HALTs or RESETs any program operating in that partition, and then establishes a state of attachment between the terminal and the partition.

NOTE:

> In order to allow re-attachment, and in order to prevent the halting or resetting of an active background program, it is a good practice to generate a small control or "dummy" partition as the lowest-numbered assigned partition.

Optionally, the user himself may direct the swapping of terminal/partition attachments by executing a modified form of the $RELEASE TERM statement ($RELEASE TERM TO) in either the program mode or the immediate mode. A partition is named in the TO parameter, and that partition must, of course, be a partition that already shares assignment with his terminal. When a $RELEASE TERM TO statement is executed, the terminal is placed in attachment with the specified partition, even if that partition has not attempted to communicate with the terminal, and even if one or more other assigned partitions have attempted to communicate with the terminal. $RELEASE TERM TO does not halt the execution of programs running in either the current foreground partition or the target background partition specified in the TO parameter.

5.8 "RELEASING" A PARTITION:

Release of a parititon from a state of attachment is accomplished by executing the BASIC statement $RELEASE PART in either the program mode or the immediate mode. A partition may also be considered "released" if, at partition generation time, an operator specifies terminal #0 (a non-existent terminal, sometimes called the "null" terminal) for any terminal/partition assignment in the system. Another term used in place of "released partition" is "available partition". In any case, the flag which signifies that a partition is released (i.e., available) is the terminal #0 assignment. A released partition does not belong to any user's "personal

system"; it has no terminal associated with it; it has no terminal assignment. Note that if a program is running in a released partition, execution of that program will "hang" if any communications are attempted with a terminal.

The $RELEASE PART statement allows a partition to become available to any terminal connected to the system.

Consider the following:

1) If a terminal is in a state of attachment with some partition, and if that partition does not meet requirements for some new application (due to insufficient partition size, for instance), the operator may elect to use an "available" partition more suited to his needs. The characteristics of available partitions may be examined by executing a $PSTAT statement. When the available partition is found having characteristics most suited to the operator's needs, the user may then execute a $RELEASE TERM TO statement to the available partition; the newly-acquired partition will then be given a new assignment with the requesting terminal, and will be placed in a state of attachment with that terminal. Thus, the new partition becomes a new addition to the user's "personal" system.

2) An operator at a non-assigned terminal may also request assignment and attachment to a released (available) partition by keying RESET or HALT.

$RELEASE PART causes a present states of attachment and assignment between a terminal and a partition to be broken off. The terminal formerly belonging to that assignment can optionally be re-directed to a new partition for assignment and attachment (if a new assignment is specified in parameters of the $RELEASE PART statement). This carries the implication that, in addition to making a partition available, $RELEASE PART also performs a $RELEASE TERM TO for the terminal. If a new partition assignment is not specified for the terminal in the parameters of $RELEASE PART, that terminal will either be attached to a waiting partition already within the assignment (if there is one waiting), or the terminal will have no further

assignment or attachment with any partition. In the latter case, the terminal becomes non-assigned, having no immediate mode, no means of executing programs, no access to system peripherals; it would no longer be part of the active MVP system.

Note that $RELEASE PART does not clear a partition, nor does it terminate a program running in that partition.

5.9 "GLOBAL" PARTITIONS:

Although partitions function independently, there are situations in which it is highly expedient for two or more partitions to cooperate with one another, to share common information, common programs. This sharing eliminates needless duplication of applications software and data, thus allowing more efficient use of available User Memory space.

Partitions can therefore be "global"; that is, each partition so designated contains programs and/or data which become conditionally shareable. A foregound or background program that is running in a partition in one bank can access any global partition (i.e., global routine and/or global data) residing in that same bank. Additionally, a user terminal that is in a state of attachment with a partition in that same bank can access those global routines and/or data while in the immediate mode.

5.10 "UNIVERSAL GLOBAL" PARTITIONS:

The first 5K of User Memory in bank #1 (immediately following the System-Use Block) constitutes a special section of User Memory known as the "universal-global" area. (See Figure 5-1.) Partitions defined within this area are correspondingly called "universal-global partitions". A universal-global partition may be accessed by a program running in any foreground or background partition. Also, similar to standard global access, user terminals in a state of attachment are allowed access to universal-global routines and/or data while in the immediate mode. To summarize, a universal-global partition can be used to store programs and data that can be shared by all system users.

Note that the entire 5K universal-global area need not be used exclusively for universal-global partitions; the only restriction is that, for a partition to be universally global, it must reside entirely within the 5K universal-global address block in bank #1. When not required for universal-global purposes, that same 5K in bank #1 can be treated as all other partitionable memory.

5.11 USER PROGRAM EXECUTION:

5.11.1 GENERAL

The term "job flow" refers to the path of execution followed by a job from beginning to end. In the 2200MVP, job flow may be confined within a single partition, or it may extend across several partitions via global subroutine calls. The term "job" is preferred to "program" here, because the term "program" is too closely associated with the contents of a single partition. A job consists of one or more program routines; each line of each routine in the job contains one or more program statements. In the normal execution of an individual routine, each statement is executed from left to right, from lowest line number to highest.

5.11.2 SUBROUTINES:

The Operating System tracks execution of a job by using a "text pointer". The text pointer always points to the statement that is to be executed next in a particular job flow; the text pointer provides a "thread" leading from the statement currently being executed to the statement that is about to be executed.

If job execution is confined within a single partition, the text pointer contains all information required by the Operating System for the execution of a user's program. However, to execute global subroutines, the Operating System requires additional information that reveals which partition contains the currently-executing program text.

When a global subroutine call is made, the global text is executed as if that text were appended to the calling text within the originating partition. The "job" may therefore be thought of as the combination of all nonglobal and global program text, considered as a integral unit.

The "originating partition" is the partition in which the job is initiated; further, it is the partition that holds all status information pertinent to the execution (flow) of that job, even if that job extends across several partitions. Each job has only one "originating partition".

The "calling partition" is simply a partition making the current global/universal-global subroutine or data call in a multi-partition job.

When a user program issues a non-global, global, or universal-global subroutine call (or requires global/universal-global variables), the status and return-address information for each successive subroutine level is stored in the originating partition sequentially. If a time slice expires while execution is taking place in an originating partition, or if the time slice is terminated by the occurence of a breakpoint, or if the time slice ends while execution is taking place in a called global/universal-global routine, the conditions of execution that exist at the moment the time-slice ends are also stored in the originating partition.

In order to track all of the various conditions that arise during subroutine calls, each partition has two internal "stacks" and a "pointer table"; users are not allowed access to these housekeeping elements. The CPU and the Operating System service each partition, and in the process, each pointer and stack element is monitored, used, and updated. Note that the text pointer for each job is maintained within the originating partition's pointer table.

5.11.3 THE TEXT POINTER, POINTER TABLE, & INTERNAL STACKS:

Typically, when a subroutine call is issued (for instance, by a GOSUB' statement), the number of the statement following the GOSUB' becomes the current value of the "text pointer". Simultaneously, the same number is saved on top of the Value Stack, one of the internal stacks previously mentioned in this discussion.

NOTE:

> The Value Stack functions as a "push-down, pop-up" storage element. (The last, most recent entry in the value stack will be the first to be recalled at any given time by the Operating System.) The Value Stack can also be thought of as a "last-in, first-out" or "LIFO" storage element.

The Operating System searches the program for a DEFFN' that corresponds to the GOSUB' just issued. The statement number at which the DEFFN' is found becomes the a current value in the text pointer. The Operating System instantaneously passes execution to that point in the program.

The number in the value stack is unchanged; it is still the statement number following the GOSUB'. When a RETURN statement is executed in the subroutine, the Operating System retrieves the "old" text pointer entry from the top of the value stack. That entry is placed in the text pointer (in the pointer table), thus replacing the DEFFN' statement number, and then the Operating System passes execution back to the statement which immediately follows the GOSUB statement.

Pointer Table Format:

The following illustrates basic Pointer Table format:

Text Pointer	
Text Partition #	
Data Partition #	
Global Partition #	
Current Partition #	
Terminal #	

Basically, each text pointer consists of a line number and a statement number. For example, consider the following line of program text:

```
10  A = 100:  PRINT A
```

In line #10, when the statement "A = 100" is executed, the text pointer is automatically incremented to point to the next statement in that line, "PRINT A". Thus, during execution of the statement "A = 100," the text pointer would have the value "10,2", indicating that the next statement to be executed is the second statement in line 10.

Initially, all items in the Pointer table refer to the current partition. For example, immediately following Master Initialization, a system configuration could be established such that Partition #2 (in a state of assignment with Terminal #4 for this arbitrary example) would have the following values in its pointer table.

Text Pointer	0,0
Text Partition #	2
Data Partition #	2
Global Partition #	2
Originating Partition #	2
Terminal #	4

The last two items in the table--Originating Partition# and Terminal#--are constants set during Master Initialization. These values do not change unless the system is reconfigured; other items in the table can be modified frequently during job execution. The meanings and uses of each item in the pointer table follow:

- The Text Pointer - is updated by the Operating System, each time a statement is executed, to point to the next sequential statement. Further, it is modified by any branch statement (GOSUB, GOTO, GOSUB', etc.), in order to point to the branched-to statement.

- The Text Partition # - is the number of the partition to which the text pointer applies (i.e., it is the number of the partition containing the currently-executing text). It is modified by a GOSUB' statement whenever a branch is made to a DEFFN' in a global partition. In this case, GOSUB' sets the Text Partition # equal to the Global Partition #.

- The DATA Partition # - is the number of the partition containing DATA statements referenced by READ. The DATA Partiton # can be modified by a RESTORE statement, which always sets that number equal to the current Text Partition #.

- The Global Partition # - is the number of the currently- selected global partition. It is modified by a SELECT @ PART statement. It is the partition searched by GOSUB' for a corresponding DEFFN' when the DEFFN' cannot be found in the Text Partition. It is also the partition used for all global variable references.

- The Originating Partition # - is the number of the partition in which execution of the job originates and the Pointer Table is stored. The Originating Partition # is a constant for each partition. It is used for all local variable references, for LOAD operations, and for all system commands issued from the user terminal. The Originating Partition # is returned by the #PART function.

- The Terminal # - is the number of the terminal that is in a state of assignment with the originating partition. Like the Originating Partition #, it is set at configuration time and generally is not modified, except by reconfiguring the system. (Terminal # can be altered upon execution of a $RELEASE PART statement.) Terminal # is used for all CRT, keyboard, and local printer I/O operations performed during job execution; this includes CO, CI, PRINT, LIST, INPUT, LINPUT, KEYIN, etc. For any partition, the Terminal # is returned by the #TERM function.

5.12 ALLOCATION & HANDLING OF PERIPHERALS

5.12.1 GENERAL

The mental image of multiple partitions and terminals functioning as completely independent "personal systems" may be clouded somewhat by the problem of competition (between partitions) for shared peripheral devices ("system peripherals"). This situation is familiar to programmers accustomed to working with single-user Wang 2200 systems that share one or more disk drives via disk multiplexers. In such systems, it is sometimes necessary for one CPU to request exclusive control of a disk (i.e., to "hog" the disk) while a file update is conducted.

With the 2200MVP, it may be necessary for a partition to exclusively control a printer. For example, if, during a report printout, a printer were not exclusively available to one partition, that partition's print lines might become unintelligibly mixed with those of another partition's, if both were allowed access to one system printer at the same time. To solve this problem, the concept of disk hog mode has, in the MVP, been extended to all shared I/O devices ("system peripherals").

To state the situation more specifically: prior to configuration of the system through $INIT, and with the exception of user terminals and local printers, peripherals connected directly to 2200 I/O controllers are available to all partitions i.e., such peripherals are "sharable". This implies, further, that printers connected to terminals would not be considered "shareable". A conflict arises when more than one user partition simultaneously attempts access to a shareable device.

In order to avoid such situations, the MVP Operating System enables a partition, under program control, to request exclusive use of a peripheral with a $OPEN statement; the address of that peripheral must be specified in that statement. Once "open", the device remains hogged by the requesting partition until either a $CLOSE or an END statement is executed or if a CLEAR, RESET, or LOAD RUN command is initiated. Thus, if a disk is "hogged" by the $OPEN statement, only the user who executed that statement may read or write disk files until the device is released by one of the above prescribed methods.

With the exception of terminals and local printers connected to them, all peripherals connected to the system must be specified in the Master Device Table at partition generation time. Using the Master Device Table, a device can be placed in exclusive assignment with a specific partition until a new system configuration is generated.

Basically, peripheral assignments are established at partition generation time by the entry of a number--the number of the partition which is to have control of a particular device--in the "Master Device Table". Such entries are carried out indirectly by the Operating System during the execution of @GENPART. If any partition attempts access to a peripheral device that has not been allocated to it during @GENPART (i.e., use of that peripheral device was not specified in the Master Device Table), an error is signaled to the user.

Console device addresses (i.e., HEX 005 (CRT), 001 (Keyboard), 204 (terminal printers)) are not specified in the Master Device Table; these are specified in partition device tables. Each partition, in fact, has its own partition ("local") device table that should not be confused with the Master Device Table; the partition device table specifies use of console devices in a user's "personal" system configuration. This means that for each new attachment between a terminal and a partition, a new set of specifications for use of local console I/O devices will take effect; that is to say, certain options pertinent to console I/O devices in each "personal" system may be specified in each partition's device table. This method involves use of the SELECT statement with its various options (Ref: 2200VP/MVP Language Manual; WL# 700-4080).

Basically, when the system is instructed to perform an I/O operation with an I/O statement or command, it must be provided with the device-address to be used for that operation. If the device-address is not directly specified in the instruction itself (several classes of I/O instructions do not permit the direct specification of device-addresses), it is obtained from one of the device tables.

DEVICE SELECTION -- DETAIL EXPLANATION

The MVP has four I/O devices designated as the Primary I/O Devices for the system The device addresses of Primary peripherals are built into the system so that whenever the system is Master Initialized, these device addresses are automatically selected for I/O operations. The Primary I/O Devices normally are:

INPUT Device:	Keyboard @ hex address 001 (Terminal #1)
OUTPUT Device:	CRT @ hex address 005 (Terminal #1)
DISK Device:	The Disk @ hex address 310)
PLOTTER Device:	The Primary Plotter (address 413)

Note that these are not the same as Console I/O Devices, which are pertinent only to each "personal" system, each partition/terminal assignment having its own "Console" devices.

When an input/output operation is executed, the appropriate device is selected in one of three ways.

1. DEFAULT (Primary Console Device) - If no device-address is specified or selected, the system automically provides the device-address which is most commonly used for that particular operation.

2. SELECT - The SELECT statement can be executed. It assigns device-addresses for specified I/O operations.

3. SPECIFICATIONS - The device-address can be supplied with the BASIC I/O statement or command.

If a system does not contain additional input/output devices, then device addresses need not be specified or selected in the BASIC commands and statements which perform input/output operations. If more peripherals are added to the system, however, device address specification or selection is required.

When Master Initialization occurs, the Primary Console Input address (001) is assigned to Console Input, INPUT, LINPUT, and KEYIN operations. The Primary Console Output address (005) is assigned to Console Output, PRINT, PRINTUSING, and LIST operations.

Similarly, disk operations reference the Primary Disk address (310), PLOT statements reference the Primary Plotter address (413), and tape statements reference the Primary Tape address (10A).

5.12.2 BACKGROUND PRINTING

As an additional feature of the MVP system, if a printer is connected to the rear apron of an "assigned" terminal (thus making the printer an assigned "local printer"), it is possible for a background program to send output to that printer while a foreground program simultaneously interacts with the keyboard and display of the attached terminal. The only requirement for background printing is that the terminal to which the local printer is connected must be in a state of assignment with both the foreground and the background partition. The simultaneous I/O required for this type of action is handled by the 2236MXD controller and the 2236D firmware (PROMs).

NOTES:

SECTION 6
DIAGNOSTICS

6.1 GENERAL INTRODUCTION

There are four classes of diagnostic tests available for the 2200MVP System: 1) - "BOOTSTRAP" (the resident diagnostic program in the 2200 MVP CPU hardware), 2) - the Microcode (hardware/firmware) Diagnostics, 3) - the BASIC-2 Language Diagnostic, and 4) - the 2200 Peripheral Diagnostics.

The Microcode (hardware/firmware) Diagnostics for the 2200MVP CPU are available on the 2200MVP Operating System diskette (WL# 701-2294, latest version).

The BASIC-2 Language Diagnostic for the 2200MVP is available on WL diskette #701-2261. This diagnostic can be run on more than one 2236D terminal; in fact, this diagnostic should be run concurrently on all system terminals.

The 2200 Peripheral Diagnostics for the 2200MVP is available on WL diskette #701-2180. Note that when running the 2200 Peripheral Diagnostics, only one terminal can be used. When using any printer diagnostic for a local printer, all SELECT PRINT 215 statements in the program must be changed to SELECT PRINT 204.

6.2 MICROCODE DIAGNOSTICS

The 2200MVP diagnostics are microcoded routines that test the hardware components of the system and attempt to pinpoint any malfunction.

Additionally, there is a resident diagnostic program in the 2200 MVP CPU hardware called "BOOTSTRAP", and it too is a microcoded diagnostic routine (Ref: Section 3, paragraphs 3.7., 3.8, & 3.9). BOOTSTRAP runs automatically, whenever the central processor is powered up.

6.2.1 LOADING SYSTEM FILES

Whenever the operator responds to certain visual BOOTSTRAP requests, a System File will be loaded from the system disk and the following additional tasks are performed (by BOOTSTRAP):

a) Check for disk "ready".

b) Verify whether or not the requested file exists on the platter mounted.

c) Load the file into Control and/or User Memory, depending on whether the tests to be run are microcode diagnostics, language diagnostics, or peripheral diagnostics.

d) Verify correct Control Memory instruction parity, Control Memory CRC, and Control Memory LRC.

e) Check User-Memory Parity.

f) BOOTSTRAP passes control of the CPU to the System File currently loaded in Control Memory.

NOTE

Beginning with BOOTSTRAP release 2.2, one enhancement concerning the loading of system files has been made available; that is, the name of the file to be loaded by BOOTSTRAP can be entered by the operator. File names have a maximum length of 4 characters, the first of which must be "@". The appropriate disk-address SF' key should be pressed after keying-in the file name.

There are four "System File" diagnostics: 'CPU', 'Control Memory', 'Data Memory' (the User Memory test), and 'Registers'; these are microcoded routines designed to test the system hardware.

6.2.1.1 BOOTSTRAP SPECIAL FUNCTION KEYS

There are three groups of function keys defined for use from the "KEY SF'?" message that occurs during BOOTSTRAP.

a) BASIC-2.

b) User Menu of Diagnostics.

c) Field Service Menu of Diagnostics.

If BASIC-2 is selected by the operator, access to either of the other two groups is not possible without reinitializing the central processor (via CPU power off/on, or $INIT "SYSTEM").

If either the User Menu or Field Service Menu is selected, access to either of the other two groups is possible by keying RESET and then by selecting either another diagnostic menu or BASIC-2. (No reinitialization is necessary in this case.)

One of the above programs may be loaded into Control Memory by keying the appropriate special function key in response to the "KEY SF'?" message, as follows:

a) SF'00 loads BASIC-2 from the disk @ address 310 (HEX).
b) SF'01 loads BASIC-2 from the disk @ address B10 (HEX).
c) SF'02 loads BASIC-2 from the disk @ address 320 (HEX).
d) SF'03 loads BASIC-2 from the disk @ address B20 (HEX).
e) SF'04 loads BASIC-2 from the disk @ address 330 (HEX).
f) SF'05 loads BASIC-2 from the disk @ address B30 (HEX).
g) SF'08 loads BASIC-2 from the disk @ address 350 (HEX).
h) SF'09 loads BASIC-2 from the disk @ address B50 (HEX).
i) SF'10 loads BASIC-2 from the disk @ address 360 (HEX).
j) SF'11 loads BASIC-2 from the disk @ address B60 (HEX).
k) SF'12 loads BASIC-2 from the disk @ address 370 (HEX).
l SF'13 loads BASIC-2 from the disk @ address B70 (HEX).
m) SF'16 loads the User menu from the disk @ address 310 (HEX).
n) SF'17 loads the User menu from the disk @ address B10 (HEX).
o) SF'18 loads the User menu from the disk @ address 320 (HEX).
p) SF'19 loads the User menu from the disk @ address B20 (HEX).
q) SF'28 loads the Field Service Diagnostics menu from the disk @ address 310 (HEX).
r) SF'29 loads the Field Service Diagnostics menu from the disk @ address B10 (HEX).
s) SF'30 loads the Field Service Diagnostics menu from the disk @ address 320 (HEX).
t) SF'31 loads the Field Service Diagnostics menu from the disk @ address B20 (HEX).

BOOTSTRAP ignores all undefined function keys while waiting for a response to the "KEY SF'?" message. Should a function key be depressed that specifies an unused hex address (no device at that address), BOOTSTRAP will halt; BOOTSTRAP always waits for a ready condition from disk. In case the wrong SF key is pressed, keying RESET restores the "KEY SF'?" message to the display of terminal #1.

When either the User or Field Service diagnostics menu is selected, a CPU system-diagnostics menu is displayed. (Ref: Paragraph 6.2.5)

USER DIAGNOSTICS:

When the User diagnostics menu is selected, the operator may select:

a) SF'00 to load and run the CPU diagnostic.
b) SF'01 to load and run the Control Memory diagnostics.
c) SF'02 to load and run the Data Memory (User Memory) diagnostics.

In general, the User diagnostics comprise a chain of diagnostics; these are executed without operator intervention. The selected sequence repeats until RESET is keyed.

FIELD SERVICE DIAGNOSTICS

When the Field Service menu is selected, the operator can individually select:

a) SF'00 to load and run the CPU diagnostic.
b) SF'01 to load and run the Control Memory Addressing diagnostic.
c) SF'02 to load and run the Control Memory MAT C&S diagnostic.
d) SF'03 to load and run the Control Memory ROWPAT diagnostic.
e) SF'04 to load and run the Data Memory (User Memory) Addressing diagnostic.
f) SF'05 to load and run the Data Memory (User Memory) MAT C&S diagnostic.
g) SF'06 to load and run the Data Memory (User Memory) ROWPAT diagnostic.
h) SF'07 to load and run the Register diagnostic.
i) SF'08 to load and run the Auxiliary Registers diagnostic.
j) SF'09 to load and run the Stack Register diagnostic.

In general, Field Service diagnostics will execute only the specified diagnostic until RESET is keyed. The diagnostics used by the Field Service menu and the User menu differ by the inclusion of Register

tests in the Field Service Menu. The only additional difference is that the user-menu chain runs every diagnostic category. Refer to paragraph 6.2.2 for a brief description of each cpu hardware test category, paragraph 6.2.3 for brief descriptions of user diagnostics, and paragraph 6.2.4 for brief descriptions of Field Service diagnostics. Note that in order to select another diagnostic test, one of the three test menus must first be reselected. Therefore, after each test, key RESET, key the appropriate SF' key for selection of a menu, then select the desired test from the menu just selected.

Note that in the Field Service Diagnostics, special function key '15 is defined uniquely to allow chaining of Register Diagnostics. After selecting one of the Register diagnostics, keying RESET and then SF' 15 will cause all three register diagnostics to run sequentially.

6.2.2 MICROCODE DIAGNOSTICS DESCRIPTION

DIAGNOSTIC	FUNCTION
CPU	Test instruction set, including Extended and Read/Write instructions.
CONTROL MEMORY	Test Control Memory from end-of-program to end-of-memory for addressing, duplication of the 2200 Option 5 memory diagnostic, and a modified ROW PATTERN test.
DATA (USER) MEMORY	Test Data (User) Memory from start-of-memory to end-of-memory for addressing, duplication of the 2200 Option 5 memory diagnostic, and a modified ROW PATTERN test.
REGISTERS	Test registers F0-F7, CH, CL, PH, PL, SL, K, AUX 0-32, and STACK 0-96 (the SH register is not tested due to the ability of the hardware to change bit status).

6.2.3 USER DIAGNOSTICS

DIAGNOSTIC	CONFIGURATION	REPETITIONS
CPU	Loads and runs the CPU diagnostic only. Runs continuously.	3 passes per second
CONTROL MEMORY	Loads ADDRESSING, MATC&S and ROWPAT. Runs ADDRESSING for 5 loops, MATC&S for 5 loops, and ROWPAT for 1 loop, then repeats sequence.	3 minutes per pass
DATA (USER) MEMORY	Loads ADDRESSING, MATC&S and ROWPAT. Runs ADDRESSING for 5 loops, MATC&S for 5 loops, and ROWPAT for 1 loop; the entire sequence then repeats.	Size-dependent

6.2.4 FIELD SERVICE DIAGNOSTICS

DIAGNOSTIC	CONFIGURATION	APPROX. TIME PER LOOP
CPU	Loads and runs CPU diagnostic only. Runs continuously.	3 seconds per pass
CONTROL MEMORY	Loads ADDRESS, MATC&S, and ROWPAT. Runs only the selected diagnostic (continuously).	'ADDRESS'- 3 seconds per pass 'MAT C&S'- .5 seconds per pass for 16K 'ROWPAT'- 2.5 minutes per pass
DATA (USER) MEMORY	Loads ADDRESS, MATC&S and ROWPAT. Runs only the selected diagnostic continuously.	'ADDRESS' - .3 seconds per pass 'MAT C&S' - 2 seconds per pass 'ROWPAT' - Size-dependent
REGISTERS	Loads REGISTERS, AUXILIARY REGISTERS and STACK. Runs only the selected diagnostic (continuous-run).	'REGISTERS' - .07 seconds per pass 'AUXILIARY' - .5 seconds per pass 'STACK' - 1 second per pass

6.2.5 SPECIAL FUNCTION KEY DEFINITIONS FOR BOOTSTRAP MENUS

SF KEY:	FUNCTION/MENU LOADED:	SF KEY:	FUNCTION/MENU LOADED:
00	BASIC-2 (310)	15	
01	BASIC-2 (B10)	16	USER MENU (310)
02	BASIC-2 (320)	17	USER MENU (B10)
03	BASIC-2 (B20)	18	USER MENU (320)
04	BASIC-2 (330)	19	USER MENU (B20)
05	BASIC-2 (B30)	20	
		21	
		22	
		23	
06		24	
		25	
		26	
07		27	
08	BASIC-2 (350)	28	F.S. MENU (310)
09	BASIC-2 (B50)	29	F.S. MENU (B10)
10	BASIC-2 (360)	30	F.S. MENU (320)
11	BASIC-2 (B60)	31	F.S. MENU (B20)
12	BASIC-2 (370)		
13	BASIC-2 (B70)		
14			

PROGRAMS LOADABLE FROM DIAGNOSTIC MENUS

SF KEY	USER DIAGNOSTICS MENU	FIELD SERVICE DIAGNOSTICS MENU
00	CPU	CPU
01	CONTROL MEMORY	C.M. ADD.
02	DATA MEMORY	C.M. MATC&S
03	n/a	C.M. ROWPAT
04	n/a	D.M. ADD.
05	n/a	D.M. MATC&S
06	n/a	D.M. ROWPAT
07	n/a	REGISTER
08	n/a	AUX. REGISTERS
09	n/a	STACK
10	n/a	n/a
14		
15	n/a	REGISTERS Diag. (chained)
16		
	n/a	n/a
28		
29		
30		
31		

6.3 SYSTEM DIAGNOSTIC DISPLAYS

6.3.1 CPU DIAGNOSTIC

This diagnostic is designed to test the instruction set of the MVP Central Processor. The test sequence is as follows:

a) Test Immediate Register instructions.
b) Test Register instructions.
c) Test Extended Register instructions.
d) Test Branch instructions.
e) Test Immediate Register instructions with Read/Write.
f) Test Register instructions with Read/Write.
g) Test Mini Instructions with Read/Write.
h) Return to step a).

If RESET is keyed during this program, the KEY SF'? message should be displayed.

Normal Display:

```
     CPU DIAG PASS LLLL
IMMED REG XX
REG INSTR XX
X-REG INSTR XX
MASK BR XX              where:  LLLL = Number of completed loops
REG BR XX                         XX = Microinstruction currently
IMMED R/W XX                           being tested (in HEX).
REG R/W XX
AUX/STACK R/W XX
```

Should the system be unable to execute a particular instruction, the CRT cursor will stop at XX of the failing instruction. Should the title fail to appear, any of the following could be at fault: ORI, AC, SB, SR, B, BT, BF, BNE, BLER, or BNR.

MVP CENTRAL PROCESSOR INSTRUCTION SET

Instruction Code:	Instr. Tested:	Instr. Class:
00	ORI	
01	XORI	
02	ANDI	
03	A	IMMEDIATE
04	DACI	REGISTER
05	DSCI	
06	ACI	
07	MI	
08	OR	
09	XOR	
0A	AND	
0B	SC	REGISTER
0C	DAC	
0D	DSC	
0E	AC	
0F	M	
10	SHIFT	
12	ORX	
13	XORX	
14	ANDX	
15	SCX	EXTENDED
16	DACX	REGISTER
17	DSCX	
18	ACX	
19	MX	
1A	SHIFT X	
1B	BF/BT	MASK BRANCH
1C	BNE/BEQ	
1D	BNR/BER	
1E	BLR	REGISTER
1F	BLRX	BRANCH
20	BLER	
21	BLERX	
43	ORI(R/W)	
44	XORI(R/W)	
45	ANDI(R/W)	
46	AI(R/W)	IMMEDIATE
47	DACI(R/W)	R/W
48	DSCI(R/W)	
49	ACI(R/W)	
4A	MI(R/W)	
4B	OR(R/W)	
4C	XOR(R/W)	
4D	AND(R/W)	
4E	SC(R/W)	
4F	DAC(R/W)	
50	DSC(R/W)	REGISTER
51	AC(R/W)	R/W
52	M??(R/W)	
53	SHIFT(R/W)	
54	LPI(R/W)	
55	SR(R/W)	
56	TAP,TPA,XPA(R/W)-00	
57	-01	
58	-02	
59	-03	
5A	-04	
5B	-05	
5C	-06	
5D	-07	
5E	-08	
5F	-09	
60	-0A	
61	-0B	
62	-0C	
63	-0D	
64	-0E	
65	-0F	AUXILIARY
66	-10	&
67	-11	STACK R/W
68	-12	
69	-13	
6A	-14	
6B	-15	
6C	-16	
6D	-17	
6E	-18	
6F	-19	
70	-1A	
71	-1B	
72	-1C	
73	-1D	
74	-1E	
75	-1F	
76	STACK (R/W)	

6.3.2 CONTROL MEMORY DIAGNOSTICS

6.3.2.1 ADDRESSING

This diagnostic is designed to read from MVP Control Memory location 0800 (HEX) to the last location in Control Memory and vice versa, searching for a memory location which may have been changed by writing into some other location. This is accomplished in the following manner:

a) Flood memory with Hex 5A's ($0101\ 1010_2$).
b) Starting at location 0800 (Hex) and searching forward to the end of Control Memory, read each location and check for the 5A pattern. If a location verifies "O.K." when checked, write an A5 (1010 0101) at that same location.
c) Starting at the end of Control Memory (this does not include BOOTSTRAP addresses) and searching backward to Control Memory location 0800 (Hex), read each location and check for the A5 pattern. If a location verifies "O.K." when checked, write a 5A (Hex) at that same location.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

6.3.2.2 MAT C&S

This diagnostic is designed to test from the end of the diagnostic program to the end of Control Memory, and is accomplished as follows:

a) The length of a random pattern to be written into all Control Memory locations is determined; this length is from 1 to 256 8-bit random characters.
b) The random pattern is written into a section of Control Memory.
c) The last-written section of memory is read, and then the random pattern is written into the next section of memory.
d) Repeat step c) until all Control Memory locations are filled with the random pattern.
e) Read the contents of the first memory section that was written into, and then verify that that the contents of every location in that section of memory is identical to the original random pattern.

f) Using the pattern in the first-written section of Control Memory as the standard to which the contents of other locations in Control Memory will be compared, read each remaining memory section and verify that each location contains the same, original random pattern.

g) Steps e) and f) are repeated five times (reread count); that accomplished, the test restarts at step a).

When RESET is keyed during this program, it will cause the KEY SF'? message to be displayed.

6.3.2.3 ROWPAT

This diagnostic performs a bit-by-bit test of Control Memory, searching for a bit location in a row or column common to the "Test Cell", which may have been changed when this "Test Cell" was written into. In order to understand the nature of this test, the following terms should be understood.

Test Cell - The bit location being tested in a memory chip (24 chips simultaneously).

Conflict Cell - The bit location in a memory chip being tested for conflict with the Test Cell.

Row - A row of addresses within the memory chip, one of which is the test cell row address.

Column - A column of addresses within the memory chip, one of which is the test cell column address.

Board Row - One of the three rows of 24 memory chips located on a Control Memory pc board.

Test Pattern - The pattern expected to be found in all other cells (conflict cells). Either 0 or 1 depending on which pass the program is executing.

Memory Test Area - From address 1000 to the end of memory if the program is in low memory, and from 0000 to 1000 if program is in high memory.

The diagnostic is performed as follows:

a) Flood the current memory test area with zeroes.
b) Read the current test cell for the flood pattern.
c) Compliment the flood pattern and write into the test cell.
d) Read the test cell for the test pattern.
e) Read the conflict cell for the flood pattern.
f) Repeat steps d) and e) making the conflict cell the next location within the column and then within the row.
g) Write the flood pattern at the test cell.
h) Repeat steps b) through g), making the test cell the next location within the row until the test cell has stepped through each memory location within that row.
i) Repeat steps b) through h) for each row within the memory test area.
j) Flood the current memory with ones (1's) and repeat steps a) through j).
k) Move the test program from low memory to high memory and repeat steps a) through j).
l) Move the test program from high to low memory.

When RESET is keyed during this program, it will cause the KEY SF'? message to be displayed.

NOTE: ERROR-MESSAGE INFORMATION FOR CONTROL MEMORY TESTS IS DOCUMENTED IN PARAGRAPH 6.3.4.1

6.3.3 DATA MEMORY (USER MEMORY) DIAGNOSTICS

6.3.3.1 ADDRESSING

Generally speaking, this diagnostic is designed to read from start to end of User Memory and vice-versa, searching for a memory location that may have been changed when writing into a different location. This addressing test is specifically accomplished as follows:

a) Flood memory with 5A's (0101 1010).

b) Starting at the beginning of User Memory and searching forward to the end, each location is read and checked for the 5A pattern. If the location verifies "O.K." when checked, an A5 (1010 0101) is written at that location.

c) Starting at the end and searching backward to the beginning of User Memory, each location is read and checked for the A5 pattern. If the location verifies "O.K." when checked, a 5A is written at that location.

When RESET is keyed during this program, the KEY SF' message should be displayed.

6.3.3.2 MAT C&S

This diagnostic is designed to test from start to end of User Memory, and is accomplished as follows:

1) Determine the length of a random pattern to be written to all of User Memory. The length is from 1 to 256 8-bit random characters.

2) Write the random pattern into a section of User Memory.

3) Read the last-written section of User Memory and write into the next section.

4) Repeat step 3 until all of User Memory is filled with the random pattern.

5) Read the contents of the first section of User Memory that was written and verify that it is correct by regenerating the pattern.

6) Using the pattern in the first-written section of memory as the original, read the remaining sections of memory and verify their accuracy against the first.

7) Repeat steps 5 and 6 five times (reread count) and and then repeat the entire procedure, starting at step 1, above.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

6.3.3.3 ROWPAT

This diagnostic tests every User Memory bit location having a row or column address common to the row or column address of the test cell. Typically, one such bit location may have been changed when writing into the test cell. To better understand the nature of this test, the following terms must be understood.

Test Cell - The bit location being tested (16 chips simultaneously).

Conflict Cell - The bit location being tested for conflict with the Test Cell.

Row - A row of addresses within the memory chip; one particular location in the row is the test cell.

Column - A column of addresses within the memory chip; one particular location in the column is the test cell.

Chip Row - One of the four rows of 18 memory chips located on each Data (User) Memory board.

Test Pattern - The pattern expected to be found in the test cell. Either one or zero depending on which pass the program is executing.

Flood Pattern - The pattern expected to be found in all other cells (conflict cells). Either zero or one, depending on which pass the program is executing.

The diagnostic is performed as follows:

a) Flood all of User Memory with zeroes.
b) Read the current test cell for the flood pattern.
c) Compliment the flood pattern and write that into the test cell.
d) Read the test cell for the test pattern.
e) Read the conflict cell for the flood pattern.

f) Repeat steps d) and e), making the conflict cell the next location within the column, and then within the row.

g) Write the flood pattern at the test cell.

h) Repeat steps b) through g), making the test cell the next location within the row until the test cell has stepped through each memory location within the row.

i) Repeat steps b) through h) for each row in User Memory.

j) Flood all User Memory locations with one's and repeat steps b) through i).

When RESET is keyed during this program, the KEY SF'? message should be displayed.

NOTE:

ERROR-MESSAGE INFORMATION FOR DATA (USER) MEMORY TESTS IS DOCUMENTED IN PARAGRAPH 6.3.4.2

6.3.4 DIAGNOSTIC ERROR MESSAGE INFORMATION & IDENTIFICATION OF FAULTY RAMS

6.3.4.1 ERROR MESSAGE INFORMATION FOR CONTROL MEMORY TESTS

* If a failing Control Memory location is between 0000-1FFF or 4000-4FFF, replace the 6788 board in the MVP chassis Control Memory position #1. Otherwise, replace the 6788 pc in Control Memory position #2 (Ref. Figure ?)

* If an error is detected, the error message will be displayed under the same test name. The test will be restarted, and if another error occurs, that message will be displayed under the first error message. This procedure repeats until the screen is full. At this point, "CONTINUE" may be keyed to continue the test.

* Occasionally, MAT C&S will display two error messages on the same line when it cannot isolate the problem completely; the more likely error is displayed first.

* When the system detects a memory failure, one of the following error messages is displayed:

AECM -- Addressing Error in Control Memory
BECM -- Bit Error in Control Memory
PECM -- Parity Error in Control Memory
VECM -- Verify Error in Control Memory

EXPLANATIONS:

1) AECM aaaa bbbb xxxxxx

Where: aaaa = The address of the instruction in error
bbbb = The conflicting address
xxxxxx = An XOR of the expected and actually-read instruction

This error indicates that writing to Control Memory location bbbb seems to modify location aaaa. The "1" bits in the xxxxxx field of the display indicate which bit(s) have been modified. The error could also occur if a chip at location aaaa had a marginal failure.

2) BECM aaaa xxxxxx

Where aaaa = The address of the instruction in error
xxxxxx = An XOR of the instruction actually read from memory with the instruction that was expected to be there.

This error implies that a bit error was detected while reading Control Memory. The "1" bits in the xxxxxx field of the display indicate which bit(s) are incorrect.

3) PECM aaaa dddddd

Where aaaa = The address of the instruction with bad parity.
dddddd = The instruction located at aaaa. The instruction is reread when displayed and thus may not be the same as when the error occurred.

This error implies that bad parity was detected during execution of the diagnostic. Bad parity may be the result of:

a) Bits dropped
b) Bits picked up
c) Bad parity written
d) Bad parity-control logic

4) VECM aaaa

Where: aaaa = An address in the section of Control Memory that does not verify correctly.

6.3.4.2 ERROR MESSAGE INFORMATION FOR DATA MEMORY TESTS

* If the CPU has 6787 pc loading, and if the failing memory location is between 0000-7FFF, replace the 6787 in Data (User) Memory position #1; if not, change the 6787 in position #2.

* If the CPU has 7587 pc loading, and if the failing memory location is between 0000 of bank #1 and FFFF of bank #2, replace the 7587 in Data (User) Memory position #1; if not, change the 7587 in Data (User) Memory position #2.

* If an error is detected, the error message will be displayed under the test name. The test will then be restarted, and if another error occurs, that message will be displayed under the first error message. This procedure repeats until the screen is full. At this point, "CONTINUE" may be keyed to continue the test.

* If an error occurs, the message will be displayed on the screen unless "P" or "T" was keyed at the beginning of the diagnostic. "P" will print the errors on the printer selected by /215, and "T" will print the errors on device /204. Execution of the diagnostic will continue after the error message is printed.

* Occasionally, MAT C&S will display two error messages on the same line when it cannot isolate the problem completely; the more likely error is displayed first.

* When the system detects a memory failure, one of the following error messages should be displayed:

a) AEDM -- Addressing error in Data Memory (User Memory)
b) BEDM -- Bit error
c) PEDM -- Parity error
d) REDM -- Read error
e) VEDM -- Verify error

EXPLANATIONS:

a) AEDM ss.aaaa ss.bbbb xx

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)
aaaa = Address of the data in error
bbbb = Conflicting address
xx = XOR of the expected and actually-read data.

This error indicates that writing to location bbbb seems to modify location aaaa. The "1" bits in the xx field of the display indicate which bits have been modified. The error could also occur if a chip at location aaaa had a marginal failure.

b) BEDM ss.aaaa xxyy

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)
aaaa = Address of the data in error
xxyy = XOR of the data actually read from User/Data memory with the data that was expected to be there.
xx = Corresponds to the byte at location aaaa
yy = Corresponds to the byte at location aaaa+1

This error implies that a memory error was detected while reading User/Data Memory. The "1" bits in the xxyy field of the display indicate which bit(s) are not correct. If all the bits are zero, one of the two parity bits associated with the pair of bytes read is incorrect.

c) PEDM ss.aaaa

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)
aaaa = Data memory address (i.e., the current value of the PC's) at the time of the error. This is probably, but not necessarily, the address of the memory location with bad parity.

This error implies that bad parity was detected during a read of 8-bit User/Data Memory.

Bad parity may be the result of:

1) Bits dropped
2) Bits picked up
3) Bad parity-check logic

This error should be serious enough to warrant the executing of a User/Data Memory diagnostic. However, it may be possible to attempt re-execution of the currently-loaded system program. If the error is reported again, a User/Data Memory diagnostic should be run to locate the bad memory chip.

NOTE:

In order to determine which bit is bad, a technician may ground L41 pin 3 on the 6789 board; this action disables parity-error logic. If this is performed, a different error message will be displayed.

d) REDM ss.aaaa xx

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)
aaaa = Address of the data in error
xx = XOR of the data in memory with the data that was expected to be there.

This error implies that a memory error was detected while reading User/Data Memory. The "1" bits on the xx field of the display indicate which bits are not correct. If all the bits are zero, a bit in the other byte of the pair of bytes is incorrect.

e) VEDM ss.aaaa

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)
aaaa = Address of the data in error

This error is reported to a system program being given control after loading, or when memory is verified in response to RESET or CLEAR being executed. The area of User/Data Memory used for storing constants (BASIC verb tables, math constants, messages) does not verify correctly.

The operator should attempt to reload the particular system system program. If the error recurs, however, the User/Data Memory Diagnostic should be run.

6.3.4.3 MEMORY DIAGNOSTIC INTERPRETATIONS USING THE MEMORY ERROR CHIP IDENTIFIER (MECI) PROGRAM

MECI is not a diagnostic, but it is a program that provides a means, other than using RAM-board layout charts, for locating RAM failures. MECI requests the exact configuration of Control and Data (User) Memory, then waits for the operator to key in an error message that occurred during a memory diagnostic or during the loading of BASIC-2. That accomplished, the program "points out" the failing RAM by displaying a graphic of the pc board with an 'X' at the location of the bad RAM.

The part number for the MECI program diskette is WL# 701-2452. The program is self-explanatory; however, the following stipulations apply.

1) Hardware Requirement: 2200VP/MVP with 16K memory and an 80 x 24 CRT.
2) "RETURN" must be keyed after each field. Keying "RETURN" prior to the end of a field causes the next field to be displayed.
3) The operator must specify the disk file from which data will be compared against PECM data (if the error occurred while trying to load from disk). If no file is desired, key in spaces and then "RETURN"; the file name defaults to "BASIC-2 (@@)".
4) Press any non-SF key to clear display and enter a 'next' error; or, press any SF key to enter a different memory configuration. This is not valid when in the EDIT SYSTEM ERROR mode.
5) Note that User/Data Memory board #1 is close to the CPU logic boards, and board #2 is close to the CPU power supply. (Ref: Figure ?)
6) When in the EDIT SYSTEM ERROR mode, simply key in the error message that was displayed when the RAM fault was detected. Key "RETURN"; MECI will point out, in the display of terminal #1, which RAM has failed.

6.3.4.4 MEMORY DIAGNOSTIC INTERPRETATIONS BY DIAGRAM

If MECI is not available, the following charts will point out which RAM is failing. To use the charts:

24 bits

CONTROL MEMORY DIAGNOSTIC INTERPRETATION



EXAMPLE DIAGNOSIS:

ERRORS DISPLAYED DURING CONTROL MEMORY DIAGNOSTIC:

SF#:	TEST:	RESULT DISPLAYED: MESSAGE	PASS #
01	ADDRESS 24	"ERROR BETWEEN 2BBF AND 2BC0 (004000)	#0000"
02	MAT C&S 24	"ERROR-PC'S=2BA0 (0D0D0D/0D4D0D) XOR=004000	#0000"
03	ROWPAT 24	"FAILURE AT PC'S 2BAD (000000/004000) XOR=004000	#0000"

NOTE THAT IN EACH TEST, XOR YIELDS 004000 BETWEEN CONTROL MEMORY LOCATIONS 2BBF AND 2BC0, LOCATED IN ROW #3 (BOARD #2).



FIGURE 6-1

8 bits

FIGURE 6-2. DATA MEMORY (7587) DIAGNOSTIC DIAGRAM





HEX ADDRESS LOCATIONS & BANK NUMBERS

	WHEN LOADED IN DATA MEM. BOARD SLOT#1	WHEN LOADED IN DATA MEM. BOARD SLOT#2
LOCATIONS:	4000-5FFF (BANK #1)	COOO-DFFF (BANK #1)
LOCATIONS:	6000-7FFF (BANK #1)	EOOO-FFFF (BANK #1)
LOCATIONS:	0000-1FFF (BANK #1)	8000-9FFF BANK #1)
LOCATIONS:	2000-3FFF (BANK #1)	A000-BFFF (BANK #1)

1 BANK = 64K

PEDM 5C4008

BOARD NOMEN-CLATURE	ROWS LOADED WITH RAM ICs A	B	C	D	E	F	G	H	RAM SIZE
7587-1					X	X	X	X	64K
7587-2			X	X	X	X	X	X	96K
7587-3	X	X	X	X	X	X	X	X	128K

FIGURE [redacted] DIAGNOSTIC DIAGRAM

1) Find the appropriate configuration in chart #1
2) Find the bank # and address in the bank that corresponds with the bank and address that was displayed in the error message. This step points out which ROW of RAM in the two boards contains the failing chip.
3) Chart #2 points out which half of the row contains the faulty RAM, depending on whether the address of the error location is even or odd.
4) Any bits that are <u>on</u> (1) in the XOR field are bad.

6.3.5 REGISTER DIAGNOSTICS

6.3.5.1 GENERAL PURPOSE REGISTERS

This diagnostic is designed to test the F0-F7, CH, CL, PH, PL, SL and K registers in such a manner that it may be determined whether or not bits have gone bad, or whether a conflict in addressing (of registers) exists. It is accomplished in the following manner:

a) Flood all registers with all zeroes.
b) For each register:
    1. Set the test pattern to 00.
    2. Set the test register to the test pattern value.
    3. Verify that the test register holds the test pattern value.
    4. Verify that the other registers have not been changed.
    5. Add 01 to the test pattern value.
    6. Repeat steps 2 through 5 until test pattern equals 00.
    7. Repeat steps 1 through 6 until all registers have been tested. Note that the SH register is not tested, due to the ability of system hardware to change its bit status.

A check on register K is made prior to the occurrence of any test displays. Should REGISTER TEST fail to appear on the CRT, then register K may be failing.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after the program has halted, key HALT/STEP again.

Normal Display:

```
REGISTER TEST
# LLLL
```

where: LLLL = number of completed loops

6.3.5.2 GENERAL REGISTERS ERROR DISPLAYS

a)

```
REGISTER TEST
# FFFF
REGISTER TT AND CC ERROR (XX)
# LLLL
```

where: FFFF = Number of completed loops at time of error
TT = Name of register under test
CC = Name of conflict register
XX = Contents of register CC

This error is caused when testing register TT, register CC was found not to contain the expected.

b)

```
REGISTER TEST
# FFFF
REGISTER TT ERROR (XX)
# LLLL
```

This error is caused when the register under test fails to hold the test pattern.

6.3.5.3 AUXILIARY/STACK

This diagnostic is designed to check the Auxiliary registers to determine whether each Auxiliary register will:

a) Hold a particular pattern.
b) Have any effect on any other auxiliary register.
c) Have any effect on any stack level.

Two separate patterns are used by the routine:

a) Test pattern - One of 8 patterns (below) which is expected to be in the Auxiliary register under test.

1.	0000 0001	0000 0001
2.	0000 0010	0000 0010
3.	0000 0100	0000 0100
4.	0000 1000	0000 1000
5.	0001 0000	0001 0000
6.	0010 0000	0010 0000
7.	0100 0000	0100 0000
8.	1000 0000	1000 0000

b) Conflict pattern - Either all 0's or all 1's, depending on what pass the program is executing.

The tests are executed as follows:

a) All Auxiliary registers and the Stack are initialized with the conflict pattern.
b) The current test Auxiliary register is written with the current test pattern.
c) The test Auxiliary register is read as follows:

1. TPA - writes the test pattern.
2. PC's are complemented.
3. XPA - reads the test pattern.
4. PC's are checked against the expected pattern.

5. TAP - reads the complemented test pattern.
6. PC's are complemented again.
7. PC's are checked against the expected pattern.

d) The remaining Auxiliary registers and the stack are checked to determine whether or not they still contain the conflict pattern.

e) Steps b) through d) are repeated until all test patterns have been tested.

f) Steps b) through e) are repeated until all 32 Auxiliary registers have been tested.

g) The conflict pattern is complemented and steps a) through f) are repeated.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after program has halted, key HALT/STEP again.

NORMAL DISPLAY

```
AUXILIARY TEST
# LLLL
```

where: LLLL = number of completed loops

6.3.5.4 AUXILIARY/STACK ERROR DISPLAYS

a)

```
AUXILIARY TEST
# FFFF
AUX TT FAILURE (XXXX)
# LLLL
```

where: FFFF = Number of completed loops at time of error
TT = Auxiliary register under test
XXXX = XOR of expected and actual

This error occurs when the Auxiliary register under test is found not to contain the expected test pattern.

b)

```
AUXILIARY TEST
# FFFF
AUX TT AND AUX CC FAILURE (XXXX)
# LLLL
```

where: CC = Conflict register

This error is caused when Auxiliary register CC was found not to contain the expected test pattern.

c)

```
AUXILIARY TEST
# FFFF
STACK AND AUX TT FAILURE (XXXX)
# LLLL
```

This error is caused when a Stack level was found not to contain the expected test pattern.

6.3.5.5 STACK/AUXILIARY

This diagnostic is designed to check the Stack, to determine whether each Stack level will:

a) Hold a particular pattern.
b) Have an effect on any other Stack level.
c) Have an effect on any Auxiliary register.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after program has halted, key HALT/STEP again.

NORMAL DISPLAY

```
STACK TEST
# LLLL
```

where: LLLL = Number of completed loops

6.3.5.6 STACK/AUXILIARY ERROR DISPLAYS

a)

```
STACK TEST
# FFFF
STACK FAILURE (XXXX)
# LLLL
```

where: FFFF = Number of completed loops at time of error
XXXX = XOR of expected and actual

This error is caused when a Stack level fails to maintain the expected pattern.

b)

```
STACK TEST
# FFFF
AUX YY FAILURE (XXXX)
# LLLL
```

where: YY = Auxiliary register

This error is caused when a particular Auxiliary register fails to maintain the expected pattern.

6.4 BASIC-2 LANGUAGE DIAGNOSTIC DISPLAYS

This particular diagnostic will stop on any error relating to the BASIC-2 interpreter. The source of any BASIC-2 Interpreter malfunction may be traced to a fault (or faults) at any level of CPU hardware operation. The following displays will appear during a test run of the 2200VP BASIC Language diagnostic.

BASIC-2 DIAGNOSTIC

```
                    TESTING 2200VP BASIC-2
                          STATEMENTS

TESTING COM.....OKAY              TESTING COM(COM;COM).....OKAY
        COM CLEAR                         LET, IF/THEN/ELSE
        FOR/NEXT/STEP                     STR()
        DATA/READ/RESTORE                 DEFFN
        GOSUB/RETURN                      DEFFN'/GOSUB'
        ON GOTO/GOSUB                     RETURN CLEAR
```

```
                    TESTING 2200VP BASIC-2
                         ALPHANUMERICS

TESTING ALL, HEX.....OKAY         TESTING BIN.............OKAY
        LEN                               NUM
        POS                               VAL
        VER                               CONCATENATION
        ADD(C)                            AND,OR,XOR
        BOOL                              DAC
        DSC                               SUB(C)
```

```
                    TESTING 2200VP BASIC-2
                    MATHEMATICAL FUNCTIONS
TESTING #PI,RND......OKAY              TESTING INT.............OKAY
        SIN                                    COS
        TAN                                    ARCSIN
        ARCCOS                                 ARCTAN
        ABS,SGN                                LOG
        EXP                                    SQR
        LGT                                    FIX,MOD
        ROUND(X,Y)                             MAX,MIN
```

```
                    TESTING 2200VP BASIC-2
                      SCIENTIFIC MATRIX
TESTING MAT EQUALITY...OKAY            TESTING MAT ADD, SUB.....OKAY
        MAT CON,XER,IDN                        MAT SCALAR MULT
        MAT TRANSPOSE                          MAT MULT
        MAT INVERSE                            MAT REDIM
        MAT READ
```

```
                    TESTING 2200VP BASIC-2
                      COMMERCIAL MATRIX
TESTING MAT CONVERT....OKAY            TESTING MAT MOVE.........OKAY
        MAT SORT                               MAT COPY
        MAT MERGE                              MAT SEARCH
```

```
                    TESTING 2200VP BASIC-2
                         GENERAL I/O
TESTING $IF ON.....OKAY              TESTING $TRAN.....OKAY
        $GIO
```

```
                    TESTING 2200VP BASIC-2
                         GENERAL I/O
        SPACK                                SUNPACK
INTERNAL FORMAT.....OKAY             INTERNAL FORMAT.....OKAY
DELIMITER FORMAT                     DELIMITER FORMAT
FIELD FORMAT                         FIELD FORMAT
MISCELLANEOUS
```

6.5 2236D AND 2236MXD DIAGNOSTIC PROCEDURES

Refer to Module Repair Guides 3, 3.1, and 3.2.

NOTES:

NOTES:

SECTION 7

SYSTEM-LEVEL MAINTENANCE, ADJUSTMENTS, AND TROUBLESHOOTING

This section contains preventive maintenance, adjustment, and troubleshooting procedures for the 2200MVP system. Only the CPU and the 2236D Interactive Terminals are given detailed treatment here. All available peripherals are fully documented in other Wang or OEM manuals. See the preface of this manual for a listing of these publications.

7.1 PREVENTIVE MAINTENANCE

To ensure trouble-free operation the 2200MVP must have periodic preventive maintenance, consisting of inspecton, cleaning, and adjustments. The PM procedures for the CPU and the 2236D Terminals are given in this section.

The following preventive maintenance routines should be performed once every six to twelve months. This preventive maintenance schedule assumes a clean operating environment and a normal operating time during the standard five-day, 40 hour weeks. A dusty environment or any substantial increase in system operating time will require that the preventive maintenance be scheduled at closer intervals. In addition, these maintenance routines should be performed during each unscheduled service call.

7.1.1 CENTRAL PROCESSING UNIT

The following preventive maintenance procedure should be performed every six to twelve months.

1. Check the unit cooling fan for proper operation.

2. Clean the CPU according to the following procedure:

   a. Remove the top and bottom covers from the CPU.
   b. Remove the I/O controllers.

c. Use a soft-bristle brush to remove dust from the inside of the CPU.
d. Remove each printed circuit board from the CPU and clean the finger connectors, using an eraser.
e. Using an eraser, clean the finger connectors of each I/O controller, and then reinstall the controllers in the CPU.
f. Use a mild detergent and a soft cloth or sponge to remove dirt and grime from the CPU cabinetry. Do not use abrasive or corrosive chemicals.
g. Replace the top and bottom covers to the CPU and tighten them securely.

3. Check the power supply for voltage and ripple according to the procedure given in section 7.3.2. Adjust if necessary.

4. Run the Diagnostics discussed in section 6, as needed, to confirm proper operation of the CPU circuitry.

7.1.2 2236D INTERACTIVE TERMINALS

The following preventive maintenance procedure should be performed every six to twelve months.

1. Check the unit cooling fan for proper operation.

2. Clean the 2236D terminal according to the following procedure:

   a. Remove the top cover from the unit.
   b. Use a soft-bristle brush to remove dust and dirt from inside the unit (especially from the CRT and Flyback).
   c. Use a soft cloth and a mild detergent to clean the face of the CRT. Do not use an abrasive cleanser.
   d. Use a soft-bristle brush to remove dust and dirt from the keyboard.
   e. Clean the outside covers of the unit with a soft cloth or sponge and a mild detergent.

f. Return the top cover and tighten securely.

3. Check the power supply voltage and ripple according to the procedure given in section 7.3.3. Adjust if necessary.

4. Check the unit for proper operation.

7.1.3 PREVENTIVE MAINTENANCE FOR SYSTEM PERIPHERALS

Each model printer, plotter, disk drive, and tape drive has its own preventive maintenance schedule and procedure, which is documented in a specific maintenance publication for that model. For a summary of these publications, see the 2200MVP System-Level Documentation list in the preface of this manual.

7.2 SYSTEM-LEVEL PREVENTIVE MAINTENANCE

7.2.1 LUBRICATION

No lubrication is required in 2200MVP CPU or the 2236D Terminals. Other system peripherals, especially those containing moving parts, may have special lubrication requirements. See specific maintenance manuals for instructions.

7.2.2 SYSTEM ECN'S

Ensure that the 2200MVP system is kept up-to-date by verifying and installing all required ECN's.

7.3 ADJUSTMENTS

Adjustments, particularly electrical adjustments, should be performed only when the parameter measured proves to be out of tolerance. Do not make electrical or mechanical adjustments indiscriminately. Before making any adjustments, be certain that the measuring instruments are properly calibrated.

7.3.1 RECOMMENDED TEST EQUIPMENT/TOOL LIST

1. Digital Voltmeter, with an accuracy of at least ± 1% of full scale (or of reading) and 1 mv resolution factor. Analog Multimeters have accuracy and resolution factors that are unacceptable for certain critical measurements.
   Acceptable Type/Equivalent: FLUKE #8000A

2. Multimeter, 20,000 ohms/volt (minimum); 2% or better full scale accuracy; for less critical measurements.
   Acceptable Type/Equivalent: TRIPLETT VOM #630NA

3. Oscilloscope, with two X1 probes and two X10 probes.
   Acceptable Type/Equivalent: TEKTRONIX #465

4. Allen wrench Set.

5. Plastic alignment screwdriver for video display adjustments.

6. Torque driver (Utica, TS-100).

7. Hex nut driver set.

8. Heavy duty screwdriver with well-insulated handle, for discharging video display anode voltage.

9. Insulated heavy-gauge ground wire with insulated alligator clips, for use with item 8, above.

10. Small screwdriver with insulated shank, used mostly for voltage adjustments.

NOTE:

In addition to the above list, many system peripherals will require special tools and test equipment for adjustment and maintenance.

7.3.2 CPU VOLTAGE ADJUSTMENT PROCEDURE

1. Turn the system power OFF.

2. Remove the top cover of the CPU.

3. Turn the system power ON.

4. Check DC voltages with a digital voltmeter for the specified values, as listed in Table 7-2. Adjust the trimpots where indicated in Figure 7-1 to obtain correct voltage levels where necessary.

IMPORTANT:

Be sure to connect the COMMON lead of the voltmeter to a ± 0V connection, NOT the chassis or I/O controller rail. Erroneous readings will result if chassis ground is used as the voltmeter reference. The oscilloscope ground clip should also be attached to ± 0V, NOT chassis ground.

5. Using an oscilloscope with an X1 probe, measure the ripple at the points indicated in Table 7-2. AC ripple should not exceed the limits specified. If any voltage or ripple measurement is out of specification, troubleshoot the CPU power supply.

6. Note that when increasing RAM capacity by field conversion, or when adding extra I/O capabilities to the CPU, all voltages must be rechecked and readjusted when necessary.

NOTE:

The CPU regulator board will be one of the types shown in Figures 7-1 and 7-2. The standard MVP chassis uses the 6797 board, and the MVP-A uses the 7397 board. These boards are not interchangable. For the location of the regulator board in the CPU chassis, see Figure 1-8.



FIGURE 7-1 6797 REGULATOR BOARD



FIGURE 7-2 7397 REGULATOR BOARD

TABLE 7-2 CPU VOLTAGE REGULATOR ADJUSTMENTS

LOCATION	VOLTAGE	LIMITS	ADJUST		RIPPLE
			6797	7397	
Pin J_1	+5VR1	+4.95 vdc to +5.05 vdc	R2	R5	15 mvp-p
Pin L_1	+5VR2	+4.95 vdc to +5.05 vdc	R5	R16	15 mvp-p
Pin M_1	+12VR	+11.95 vdc to +12.05 vdc	R26	R33	15 mvp-p
Pin N_1	-12VR	-11.95 vdc to -12.05 vdc	R15	R43	35 mvp-p
Pin S_1	-5VR	-4.95 vdc to -5.05 vdc	R10	R51	25 mvp-p

7.3.3 2236D ADJUSTMENTS

7.3.3.1 2236D VOLTAGE ADJUSTMENT PROCEDURE

1. Turn the unit power OFF.

2. Remove the top cover of the terminal.

3. Turn the unit power ON.

4. Check DC voltages with a digital voltmeter for the specified values, as listed in Table 7-3. Adjust the trimpots where indicated in Figure 7-3 to obtain correct voltage levels where necessary. Be sure to connect the COMMON lead of the voltmeter to a ± 0V connection, not the chassis, or erroneous readings will result.

5. Using an oscilloscope with an X1 probe, measure the ripple at the points indicated in Table 7-3. AC ripple should not exceed the limits specified. Be sure to connect the oscilloscope ground clip to ± 0V, not to chassis ground. If any voltage or ripple measurement is out of specification, troubleshoot the CPU power supply.

6. A similar procedure should be followed for each peripheral unit having a self-contained power supply.

TABLE 7-3 2236D VOLTAGE REGULATOR ADJUSTMENTS

LOCATION	VOLTAGE	LIMITS	ADJUST	RIPPLE
7067 Pins S/15	+5VR	+4.95 vdc to +5.10 vdc	R4	20 mvp-p
7067 Pin 12	-5VR	-4.90 vdc to +5.10 vdc	R19	15 mvp-p
7067 Pins F/6	+12VR	+11.80 vdc to +12.20 vdc	R10	50 mvp-p
7067 Pins H/7	-12VR	-11.80 vdc to -12.20 vdc	R16	50 mvp-p



FIGURE 7-3 7067 REGULATOR BOARD

7.3.3.2 VIDEO DISPLAY UNIT ADJUSTMENTS

CAUTION:

No work should be attempted on an exposed Video Display Chassis by anyone not familiar with servicing procedures and precautions.

7.3.3.2.1 SAFETY WARNING

1. A good practice, when working inside any electronic chassis, is to use only one hand. This will avoid the possibility of carelessly putting one hand on chassis or ground and the other on an electrical connection, causing severe electrical shock.

2. Extreme care should be used in handling the cathode ray tube; rough handling may cause implosion, due to atmospheric pressure. Do not nick or scratch the CRT or subject it to any undue pressure.

3. Avoid prolonged exposure at close range to unshielded areas of the cathode ray tube. Possible danger or personal injury from unnecessary exposure to X-ray radiation may result.

7.3.3.2.2 MOTOROLA DISPLAY CHASSIS

1. Remove the cover of the 2236D Interactive Terminal.

2. Connect a voltmeter to pin 22 of the video PCB and adjust Regulator, R74 (see CAUTION below), for a meter reading of +73.0 vdc $\pm$ 1.0 vdc. See Figure 7-4.

CAUTION:

Do not adjust the regulator control through its total range or damage to the display unit may result.

3. Remove the video input cable from the display chassis. Connect a jumper from chassis ground to the center conductor of the input connector.

4. Connect a X10 oscilloscope probe to Q3 collector and adjust Video Bias, R10, for +30 vdc. If Q3 oscillates while adjusting R10, temporarily connect a capacitor having a value from .05 uf to .68 uf @ 25V between Q2 base and ground.

5. Remove the shorting jumper and capacitor (step 4) and reconnect the video cable.

6. Enter the following program in the 2200MVP:

```
1 PRINT "HO";
2 GO TO 1
RUN
EXECUTE
```



FIGURE 7-4 MOTOROLA VIDEO DISPLAY BOARD

The display should fill with alternate HO characters.

7. Set horizontal hold and vertical hold controls to midrange.

8. Adjust horizontal oscillator coil (L1) for horizontal sync. If an 80 x 24 controller is installed in a system, the horizontal oscillator coil (L1) on the Motorola Video Display Chassis must be adjusted very carefully for a stable display. This adjustment has a limited range of stability with the 80 x 24 display, and must be set in the middle of this stable range. Be sure to turn the power off and on several times after adjusting the coil to be sure horizontal sync is achieved; otherwise another service call will be required to readjust L1.

9. Adjust Vertical Size, R65, for a vertical height of 8.5 inches (21.6 cm).

10. Adjust Width, L4, for 10 inches (25.4 cm) horizontal deflection.

11. Adjust Vertical Linearity, R52, for characters of equal height.

12. Adjust the centering tabs on the CRT yoke for a centered display. Be sure the tabs are at least 90° from each other.

13. Repeat steps 8 through 12 until proper horizontal deflection, vertical deflection, and centering raster are achieved.

14. Adjust Focus, R17, for best overall focus.

7.3.3.2.3 WANG DISPLAY CHASSIS

1. Connect a digital voltmeter to the +12V test point (Point A in Figures 7-5 or 7-6; reference chassis ground).

2. For models with a power supply module, adjust the +12VR on the 7255 for +12.00 vdc ± .10 vdc. See Figure 7-6.

3. For models without a power supply module, adjust the +12V regulator card (7067 PC board) for +12 vdc ± .10 vdc.

4. Connect an oscilloscope to pin M (Point M in Figure 7-5). Adjust the Dynamic Focus coil (Z1) for an amplitude of 300V p-p as observed on the oscilloscope. Disconnect the oscilloscope.

5. Enter a program in the system to display a screen filled with the characters "HO".

6. Set both horizontal hold (R33) and vertical hold (R15) to the middle of the stable display range.

7. Adjust the vertical size (R24) for a vertical height of 8.5 inches (21.6 cm) on the 12" display.

8. Adjust the vertical linearity (R18) for character rows of equal height.

9. Repeat steps 7 and 8 until both requirements can be met.

10. Adjust the width coil (Z2) for 10 inches (25.4 cm) of horizontal deflection on the 12" display.

11. Adjust the horizontal phasing (R35) for characters centered horizontally on the raster (turn the brightness up sufficiently to observe the raster).

12. Adjust the focus (R28) for the best overall focus.



FIGURE 7-5 WANG VIDEO DISPLAY BOARD



FIGURE 7-6 POWER SUPPLY MODULE FOR WANG DISPLAYS

7.4 TROUBLESHOOTING THE 2200MVP

This section provides troubleshooting aids that will be helpful in identifying the more common system faults. Use a logical approach to troubleshoot the system: observe the problem symptoms carefully, and then isolate the problem by logical deduction.

NOTE:
Be certain to verify or install all required ECN's.

7.4.1 THE CENTRAL PROCESSING UNIT

From a system standpoint, troubleshooting the CPU involves a relatively simple procedure. The following steps should be performed.

1. Remove all peripheral controllers from the CPU. Check the address switch settings. Ensure that all cables from peripherals to controllers are secured. Replace only the 2236MXD and the disk controllers(s). Check all voltages for proper levels. If the problem persists, continue with ROUTINE A (in Section 7.4.3). Otherwise continue with step 2.

2. If the problem persists, replace each board presently in the CPU (and I/O) with a known good board (same revision if possible) until the problem disappears (never rule out the possibility of mutiple problems). If the problem still persists, there may be a software problem.

3. Once the problem has been removed, run all System and BASIC-2 Diagnostics. If any further errors are discovered from these diagnostics, follow the procedures outlined in the 2200MVP Troubleshooting Flowchart (Section 7.4.3). Otherwise, continue with step 5.

4. Replace only the suspected bad peripheral controller with a known good one in the CPU. If the problem recurs and appears to be in the peripheral, troubleshoot that peripheral according to the procedures given in the specific maintenance manual for that peripheral. A list of these manuals in given in the preface of this manual.

5. Plug all peripheral controllers into the CPU and recheck all voltages. Run all system and peripheral diagnostics to ensure that the system operates properly in its final configuration.

7.4.2 THE SYSTEM PERIPHERALS

Because of the wide range of peripherals available to the 2200MVP System, it would be impractical to present here a full troubleshooting procedure for each. All available peripherals are fully documented in their own maintenance publications. The unit maintenance manual is generally the most helpful document for troubleshooting the peripheral. In addition, many peripherals have Module Repair Guides (MRGs) which give special procedures, test routines, and diagnostics to aid in repairing the individual PC boards in the units.

For a summary of these maintenance publications, see the 2200MVP System-Level Documentation list in the preface of this manual.

7.4.3 2200MVP TROUBLESHOOTING FLOWCHART

The 2200MVP Troubleshooting Flowchart, starting on the next page, presents a logical approach to troubleshooting the system.


ROUTINE A
For any SYSTEM ERROR message go directly to ROUTINE B.
Go to ROUTINE B
Does the system Power On (MOUNT SYSTEM PLATTER CR/LF PRESS RESET appear)?
No
Go to ROUTINE C
Yes
Does each file load and run when selected by the SF' key in response to the KEY SF' message?
No
Go to ROUTINE D
Yes
Does the BASIC-2 Diagnostic load and run?
No
Go to ROUTINE E
Yes
If problem does not fall into one of the above general conditions, then continue with step 2 (page 7-15)



Note the failing location and go to ROUTINE 1.

Note the failing location and go to ROUTINE 2.

Note the failing location and go to ROUTINE 3.

Note error number and follow the recovery procedures for that error. If error persists, go to step 2 (page 7-15).


ROUTINE C
Does any portion of the MOUNT SYSTEM PLATTER CR/LF PRESS RESET message appear?
Yes
Go to ROUTINE 4
No
Is Display filled with miscellaneous characters?
Yes
Go to ROUTINE 5
No
Troubleshoot Display unit and return to ROUTINE A.
TO ROUTINE 'A'


ROUTINE D
Make sure the address for the SF' key and disk drive are the same.
Does SF' key number appear on CRT?
No
Check keyboard address for 01 or replace keyboard controller. If trouble persists, change 6793-1. If trouble still persists, trouble-shoot keyboard and go to step 2 (page 7-15).
To step 2
Yes
Does the 'KEY SF'?' message reappear?
No
Does file load (comment displayed)?
Yes
Yes
No
Make sure correct SYS-TEM PLATTER is properly mounted in disk and key the desired function, key again. If trouble persists, troubleshoot disk.
Troubleshoot disk (disk not being en-abled) and return to ROUTINE A.
Does file run?
No
Go to step 2. (page 7-15).
Yes
Follow procedures for that file and return to ROUTINE A.
TO ROUTINE 'A'


ROUTINE E
Make sure the BASIC-2 Diagnostic platter is properly mounted in the desired disk drive.
Does the File load?
No
Yes
Does the file run?
No
Troubleshoot the disk and return to ROUTINE A.
Yes
If any of the tests fail, go to step 2 (page 7-15). Otherwise, go to step 5 (page 7-16).
TO: Step 2 or
Step 5
TO ROUTINE 'A'


ROUTINE 1
2200MVP TROUBLESHOOTING FLOWCHART
Is failing location between 8000-83FF?
Yes
Turn power off, then on. If trouble persists, change the 6789 PC board. If problem still persists, go to step 2 (page 7-15).
No
Is failing location between 0000-1FFF or 4000-4FFF?
Yes
Change the 6788-1 PC Board in Control Memory position #1.
No
Change the 6788 PC board in Control Memory position #2.
Does error still occur?
No
Return to ROUTINE A.
Yes
Load and run Control Memory Diagnostics.
Did any errors occur?
No
Go to step 2. (page 7-15).
Yes
Follow error recovery procedures for that diagnostic and return to ROUTINE A.
TO ROUTINE 'A'


ROUTINE 2
Is location between 0000-7FFF?
No
Change the 6787 PC board in Data Memory position #2.
Change the 6787 PC board in Data Memory position #1.
Does PEDM still occur?
No. Return to ROUTINE A.
Yes
Load and run Data Memory Diagnostics.
Did any errors occur?
Yes
Follow error recovery procedures for that diagnostic and return to ROUTINE A.
No
Go to step 2 (page 7-15).
TO ROUTINE 'A'


ROUTINE 3
2200MVP TROUBLESHOOTING FLOWCHART
Is failing location between 8000-83FF?
Yes
Turn power off, then on. If problem persists, change the 6789 PC board. If problem still persists, go to step 2,(page 7-15).
No
To Step 2 (page 7-15).
Try to reload the file.
Does problem still exist?
No
Return to ROUTINE A.
Yes
Is failing location between 0000-0300?
Yes
Exchange positions of the 6788 PC boards.
No
Load and run Control Memory Diagnostics.
Did any errors occur?
Yes
Follow the error recovery procedures for that diagnostic and return to ROUTINE A.
No
Load and run the CPU Diagnostic.
Did any errors occur?
Yes
Go to step 2 (page 7-15).
No
Replace disk controller. If trouble persists, troubleshoot disk and return to ROUTINE A.
TO ROUTINE 'A'


ROUTINE 4
Does 'MO' appear on CRT?
No
Replace 6789, 6790, 6791
Yes
Does 'MOU' appear on CRT?
No
Replace 6791, 6790
Yes
Does 'MOUN' appear on CRT?
No
Replace 6792, 6793-1, 6789. (This is a multiple problem condition.)
Yes
Does 'MOUNT' appear on CRT?
No
Replace 6793-1
Yes
Does 'MOUNT (space)' appear on CRT?
No
Replace 6790, 6791
Yes
Does 'MOUNT S' appear on CRT?
No
Replace 6791
Does 'MOUNT SY' appear on CRT?
No
Replace 6792
Yes
Does 'MOUNT SYS' appear on CRT?
No
Replace 6791
Yes
Does 'MOUNT SYSTEM' appear on CRT?
No
Replace 6792
Does 'MOUNT SYSTEM PLATTER CR/LF PRESS RESET' appear on CRT?
No
Replace 6791
Yes
If problem persists, go to step 2 (page).
Return to ROUTINE A
Does KEY SF' appear when RESET is pressed?
No
Replace 6797
(or 7397)
Yes
Return to ROUTINE A
If problem persists, troubleshoot RESET lines.


ROUTINE 5
2200MVP TROUBLESHOOTING FLOWCHART
Is the keyboard Ready/Busy lamp on? (No keyboard access.)
No
Assuming lamp is okay, check the 210-7158 in the 2236D Terminal.
Yes
Does problem still persist?
No
Yes
Replace 6797 (or 7397) Regulator (Recheck Voltage in CPU).
Replace the 6793-1 and the 210-7158. If trouble persists, go to step 2. (page 7-15)
To step 2 (page 7-15).
Does problem persist?
No Return to ROUTINE A
Yes
Verify display controller address on controller or replace display controller.
Does problem persist?
No Return to ROUTINE 'A'
Yes
Replace the 6793-1 PC board.
Does problem persist?
No Go to ROUTINE A
Yes
Go to ROUTINE 6
TO ROUTINE 'A'


ROUTINE 6
Is the display partially filled with random characters but also contains: "***SYSTEM ERROR (PECM XXXX)*** PRESS RESET", where the Parity Error changes each time the CPU power is turned on?
No
For random displays, I/O controllers are most commonly at fault; the more obvious symptoms for problem recognition are explained in ROUTINE 7A
GO TO ROUTINE 7A
Yes
Replace 6790 (IC) Board.
Does problem still persist?
No
Go to ROUTINE A
Yes
Replace 6791 (Stack) Board.
Does problem still persist?
No
Go to ROUTINE A
Yes
Go to Step 2
(page 7-15).
TO ROUTINE 'A'



2200MVP TROUBLESHOOTING FLOWCHART



2200MVP TROUBLESHOOTING FLOWCHART


7B (continued)
Random display? After keying RESET one or more times, are there several lines of "(" characters along with:
"***([Y[/MM(MZZOZ((XMKM(8889)(***"
in display? (Busy light remains on)
No
Yes
OB4 held @ +0V
(repair)
Is the first line of display as follows?
"0000000000000000QZPRUSSORUSLIT]Z000...(32 0's)...00"
16 0's
No
Yes
OB5 held @ +0V
(repair)
Is the first line of display as follows?
"!*press reset-*-"
After keying RESET, is the following displayed?
"!*press reset - *#Key SF'?_"
No
Yes
OB6 held @ +0V
(repair)
Return to ROUTINE A
no
Does problem still persist?
yes
Go to continuation of ROUTINE 7B
(next page)


7B (continued)
Is the first line in display as follows?
"CMOUNT'SYSTEM'pp?=?"
After RESET is keyed, is the following displayed?
"'''''''''''''''AJPRESS'RESETMJ'"""""""(32 ' characters ...'"
(16 ' characters)
No
Yes
OB7 held @ ±0V (repair)
Is "*** SYSTEM ERROR (PECM 80XX) *** PRESS RESET" displayed? If RESET is keyed, "KEY SF'?_" is displayed but disk cannot be accessed.
No
Yes
OB8 held @ ±0V (repair)
Random display? No other symptoms.
No
Yes
OBS held @ ±0V (repair)
GOOD LUCK-Return to Step 2, page 7-15
yes
Does problem still persist?
To step 2
no
Return to ROUTINE A

NOTES:

SECTION 8

UPGRADES/CONVERSIONS

8.1 VP TO MVP CONVERSIONS

8.1.1 CENTRAL PROCESSING UNIT

a) Replace 6793 board with 6793-1.
b) Replace 6788A #1 board with 6788-1A.
c) Install 2236MXD controller (address set to '00').

8.1.2 2270 TO 2270A-D CONVERSION

a) Remove the 210-7018A Disk Microprocessor.
b) Modify the 220-3011 Disk Cable and 220-0066-3 cable as described in Appendix A of Service Bulletin 82 (if necessary). Be sure pin 11 of the 220-0066-4 cable is NOT connected to the fingerboard.
c) Install the 210-7218C Disk Microprocessor, being sure to reconnect all cables.
d) Adjust the power supply regulators and phase-locked loop.

8.1.3 2270A TO 2270A-D CONVERSION

ECN 9617:

a) Remove PROMS L91 and L92.
b) Insert PROM 378-2256 in L92.
c) Insert PROM 378-2257 in L91.

8.1.4 2236 TO 2236D CONVERSION

a) Remove 210-7292A CPU.
b) Insert 210-7292-1A CPU.

8.1.5 2236MXC TO 2236MXD CONVERSION

a) Remove 177-2236-1 MXC Controller.
b) Replace with 177-3236-1 MXD Controller.

8.2 MVP to MVP-A CONVERSION

When system upgrades are made by adding more peripherals and controllers, it may also be necessary to upgrade the standard MVP to an MVP-A to accommodate the extra current demand; the MVP-A makes 20 amps available to the I/O. Use the guidelines set forth in section 3.6 to determine the need for an MVP-A conversion.

a) Exchange the MVP chassis for an MVP-A chassis, WL# 270-0451 (50Hz) or WL# 270-0452 (60 Hz).
b) Replace the standard 210-6797 regulator with a 210-7397 regulator.
c) A conversion kit (WL# 200-0322) is available containing the MVP-A chassis and the 210-7397 regulator.

8.3 2200MVP EXPANDED MEMORY

The 2200MVP is now available with an expanded data memory capability. This provision for greater memory (up to 256K) is made possible by the use of 16K RAMS (377-0345) in a new 210-7587 PCB. To accomodate the memory increase the Bootstrap PROMS, Operating System, diagnostics, and system hardware have to be changed. An explanation of these changes follows.

8.3.1 BOOSTSTRAP PROMS

2200 VP/MVP Bootstrap Release 2.2 has been incorporated by ECN #9772. For a system to operate with an expanded memory, this ECN must be performed. The old PROMS on the 210-6789 must be replaced with the following:

378-2045R1 = L27
378-2046R1 = L28
378-2047R1 = L29

NOTE:
The 2270A diskette drive must have ECN #9617 installed (new PROMS 378-2256, 378-2257).

8.3.2 OPERATING SYSTEM

The MVP Operating System must be at revision 5 or higher (WL# 701-2294E).

8.3.3 DIAGNOSTICS

The system diagnostics contained on the Operating System diskette, which are essentially the same as the older diagnostics, have the added capability to test systems with expanded memory.

8.3.4 HARDWARE CHANGE

To allow for the use of the 210-7587 and the 16K RAMS in existing MVP systems, the following hardware change must be made.

NOTE:

Because all changes are downward compatible (the current VP/MVP will work with them), all PC boards should be modified to facilitate their replacement. The 6798 motherboard needs to be updated only if a 7587 memory board is to be installed in the unit.

210-6790 [5]

1. Change C4 to .0033 uf (300-1909). C4 is located on the schematic at coordinates I3.

2. Add a wire from L51 pin 7 to connector X_3.

3. Add a wire from L51 pin 9 to connector 20_3.

4. Cut the etch between L18A pin 9 and connector 12_2.

5. Add a wire from L49 pin 9 to connector 12_2.

6. Add a wire from L49 pin 10 to L28 pin 6.

7. Add a wire from L49 pin 11 to L39 pin 8.

8. Change the E-REV level from 4 to 5.

210-6791 [3]

1. Insert a 7427 (376-0125) into location L21A. Pin 1 should be located toward the bottom of the board. Connect pin 7 to ±0V and pin 14 to +5V.

2. Cut the etch connected to L53 pin 2 at pin 2.

3. Add a wire from L32 pin 13 to L53 pin 2.

4. Add a wire from L32 pin 12 to connector H_2.

5. Add a wire from L32 pin 12 to L21A pin 12.

6. Jumper L21A pins 3 and 13 together.

7. Add a wire from L32 pin 11 to L21A pin 6.

8. Add a wire from L21A pin 1 to L41 pin 2.

9. Add a wire from L21A pin 2 to L41 pin 6.

10. Add a wire from L21A pin 13 to L41 pin 7.

11. Add a wire from L21A pin 4 to L22 pin 4.

12. Add a wire from L21A pin 5 to L22 pin 6.

13. Add a wire from L22 pin 3 to connector 8_2.

14. Add a wire from L22 pin 5 to connector 1_3.

15. Add a 2.2K resistor (330-3022-4B) between L22 pin 3 and +5V.

16. Add a 2.2K resistor between L22 pin 5 and +5V.

17. Change the E REV level from 2 to 3.

210-6793-1 [2]

1. Add a wire from L39 pin 3 to L35 pin 10.

2. Add a wire from L39 pin 4 to connector R_3.

3. Add a wire from L39 pin 5 to L35 pin 6.

4. Add a wire from L39 pin 6 to connector H_3.

5. Change the E-REV level from 1 to 2.

210-6798 [3]

For access to the motherboard, remove the bottom access panel by removing the feet on the underside of unit. All modifications described below can be performed without removing the motherboard from the chassis. See Figure 1-8 for the location of PC boards in the CPU chassis.

1. Add a wire from 6793-H_3 to 6791-8_2 to 6787 (DM1) - M_2 to 6787 (DM2)-M_2.

2. Add a wire from 6793-R_3 to 6791-1_3 to 6787 (DM1)-N_2 to 6787 (DM2)-N_2.

3. Add a wire from 6791-H_2 to 6787 (DM1)-L_2 to 6787 (DM2)-L_2.

4. Add a wire from 6790-20_3 to 6788 (CM1)-N_2.

5. Add a wire from 6790-X_3 to 6788 (CM1)-R_2.

6. Add a wire from 6788 (CM1)-E_2 to 6788 (CM2)-E_2.

7. Add a wire from 6790-12_2 to 6787 (DM1)-J_2 to 6787 (DM2)-J_2.

8. Add a wire from 6788 (CM2)-2_3 to 6787 (DM1)-K_2 to 6787 (DM2)-K_2.

9. Add a wire from 6787 (DM1)-14_2 to 6787 (DM2)-R_2.

10. Add a wire from 6787 (DM1)-S_2 to $\pm$0V.

11. Add a wire from 6790-C_2 to 6788 (CM1)-S_2.

12. Add a wire from 6790-17_2 to 6788 (CM1)-16_2.

13. Add a wire from 6790-16_2 to 6788 (CM1)-15_2.

14. Change the E-REV level from 2 to 3.

8.3.5 CONVERSION KITS

The conversion kit contains only the data memory boards necessary for the upgrade. The customer chassis must be upgraded, and updated CPU boards (6790, 6791 and 6793-1) must be installed. It is recommended that only the customer chassis be updated at the customer site. The CPU boards should be updated and checked with the additional memory prior to the installation. Upon installation, swap the CPU boards and bring the non-updated boards back to the CE office for updating. After updating they can be used for the next conversion.

NOTES:

NOTES:

APPENDIX A

2236D CHARACTER SET

CONTROL CODES					
HEX	ACTION	HEX	ACTION	HEX	
00	NULL	06	CURSOR OFF	0A	CURSOR↓
01	HOME CURSOR	07	AUDIBLE TONE	0C	CURSOR↑
03	CLEAR SCREEN, HOME CURSOR	08	BACKSPACE	0D	CARRIAGE RETURN
05	CURSOR ON	09	NON-DESTRUCTIVE SPACE		

CHARACTERS							
HEX	CHAR	HEX	CHAR	HEX	CHAR	HEX	CHAR
10	â	30	0	50	P	70	p
11	ê	31	1	51	Q	71	q
12	î	32	2	52	R	72	r
13	ô	33	3	53	S	73	s
14	û	34	4	54	T	74	t
15	ä	35	5	55	U	75	u
16	ë	36	6	56	V	76	v
17	ï	37	7	57	W	77	w
18	ö	38	8	58	X	78	x
19	ü	39	9	59	Y	79	y
1A	à	3A	:	5A	Z	7A	z
1B	è	3B	;	5B	[	7B	¢
1C	ù	3C	<	5C	\	7C	£
1D	Ä	3D	=	5D	]	7D	e
1E	Ö	3E	>	5E	↑	7E	ς
1F	Ü	3F	?	5F	←	7F	♂
20	SPACE	40	@	60	`	80	NULL
21	!	41	A	61	a	81	♦
22	"	42	B	62	b	82	▶
23	#	43	C	63	c	83	◀
24	$	44	D	64	d	84	-
25	%	45	E	65	e	85	_
26	&	46	F	66	f	86	¦
27	'	47	G	67	g	87	¨
28	(	48	H	68	h	88	°
29	)	49	I	69	i	89	`
2A	*	4A	J	6A	j	8A	^
2B	+	4B	K	6B	k	8B	■
2C	,	4C	L	6C	l	8C	¤
2D	-	4D	M	6D	m	8D	;
2E	.	4E	N	6E	n	8E	¸
2F	/	4F	O	6F	o	8F	¶

APPENDIX B

2200MVP ERROR CODES

Error Code: NONRECOVERABLE ERRORS

Misc. Errors:

A01	memory exceeded (overlap: text & symbol table)
A02	memory exceeded (overlap: text & value stack)
A03	not enough memory (LISTDC, MOVE, COPY)
A04	stack overflow (operator stack)
A05	line too long
A06	program protected
A07	illegal immediate mode statement
A08	statement not legal here
A09	program not resolved

Syntax Errors:

S10	missing left parenthesis
S11	missing right parenthesis
S12	missing equal sign
S13	missing comma
S14	missing asterisk
S15	missing angle brackets
S16	missing letter
S17	missing hex digit
S18	missing relation operator
S19	missing required word
S20	expected end of statement
S21	missing line number
S22	illegal PLOT argument
S23	missing literal string
S24	illegal expression or missing variable
S25	missing numeric scalar variable
S26	missing array variable
S27	missing numeric array
S28	missing alpha array
S29	missing alpha variable

Program Errors:

P32	starting address greater than ending address
P33	line number conflict
P34	illegal value
P35	no program
P36	underfined line number or CONTINUE illegal
P37	underfined special function subroutine
P38	underfined FN function
P39	FN nested too deep
P40	NEXT without FOR
P41	RETURN without GOSUB

P42	illegal image
P43	illegal matrix operand
P44	matrix not square
P45	operand dimensions not compatible
P46	illegal microcommand
P47	missing buffer variable
P48	illegal device specification
P49	interrupt table full
P50	illegal dimensions or variable length
P51	variable or value too short
P52	variable or value too long
P53	noncommon variables already defined
P54	common variable required
P55	undefined array
P56	illegal subscripts
P57	illegal STR () arguments
P58	illegal field/delimiter specification
P59	illegal redimension

Error Code: RECOVERABLE ERRORS

Computation Errors:

C60	underflow
C61	overflow
C62	division by zero
C63	zero divided by zero, or zero raised to zero power
C64	zero raised to negative power
C65	negative number raised to noninteger power
C66	SQR of negative power
C67	LOG of zero
C68	LOG of negative power
C69	argument too large

Execution Errors:

X70	insufficient data
X71	value exceeds format
X72	singular matrix
X73	illegal INPUT data
X74	wrong variable type
X75	illegal number
X77	invalid partition reference

Disk Errors:

D80	file not open
D81	file full
D82	file not in catalog
D83	file already catalogued
D84	file not scratched
D85	index full
D86	catalog end error
D87	no end file
D88	wrong record type
D89	sector address beyond EOF

I/O Errors:

I90	disk hardware error (X'C0' not rec'd)
I91	disk hardware error
I92	disk hardware error (timeout)
I93	disk format error
I94	format key engaged
I95	seek error
I96	CRC error
I97	LRC error
I98	illegal sector address
I99	read-after-write error

APPENDIX C

CPU MOTHERBOARD (6798)

MNEMONICS

AB1-AB8	I/O Address Bus Lines $_{1-8}$
A Bus Ø-7	'A' Bus Lines $_{0-7}$
ABS	Address Bus Strobe
ALU CLK	'C' Bus Latch Clock
B	Unconditional Branch
B Bus Ø-7	'B' Bus Lines $_{0-7}$
BLK-CA	Block Carry
BRANCH	Conditional Branch
CØ-7	ALU Output Lines to 'C' Bus
CA	Carry Borrow Bit
CA Ø-11	Control Memory Address Lines $_{0-11}$
C Bus Ø-7	'C' Bus Lines $_{0-7}$
CBS	Control Bus Strobe
$CDI_{Ø-23}$	Control Memory Data Input Lines $_{0-23}$
$CDO_{Ø-23}$	Control Memory Data Output Lines $_{0-23}$
CE	Chip Enable
CEN	Carry Enable
CIO	Control Input/Output
CNTD	Count Down PC's
CPB	Central Processor Busy
DI Ø-17	Data Memory Data Input Lines $_{Ø-17}$
DIP	Data Memory Input Parity (DI 8 & 17)
DMPI	Data Memory Parity Inhibit
$DMS_{1,2}$	Data Memory Select
$DO_{Ø-17}$	Data Memory Output Lines $_{Ø-17}$
HALT	HALT/STEP Input
IB 1-9	I/O Input Bus Lines
IBS	Input Bus Strobe
ICC Ø-15	Instruction Counter Bits
I/O CLK	I/O Clock to I/O Controllers
LHPC	Load High Order PC
LLPC	Load Low Order PC

LOP	Long Operation
LPI	Load PC's Immediate
MARCLK	Memory Address Refresh Clock
MS_{1-6}	Control Memory Select $_{1-6}$
OB_{1-8}	I/O Output Bus Lines $_{1-8}$
OBS	Ouput Bus Strobe
PARITY OFF	Simulator Function
PCCC	PC Counter Clock
PECM	Parity Error Control Memory
PEDM	Parity Error Data Memory
PH Ø-7	PH Register Bits $_{Ø-7}$
PINC	PC Increment
PL Ø-7	PL Register Bits $_{Ø-7}$
POR	Power-ON Reset
PRMS	Calculator Prime
R Ø-22	Instruction Bits $_{Ø-22}$
$RA_{Ø-5}$	Data Memory Refresh Address $_{Ø-5}$
R/B	I/O Ready/Busy
REF	Refresh
REFCLK	Refresh Clock
RESET	Hardware Trap to 8001_{16}
ROMS	Enable BOOTSTRAP PROMs
R/W_1	Read/Write Data Memory Bits Ø-8
R/W_2	Read/Write Data Memory Bits 9-17
R/W CM	Control Memory Read/Write
SØ-S7	Stack Bits $_{Ø-7}$
SB	Subroutine Branch
SHØ	Carry Flag
SR	Subroutine Return
STOP	Simulator Function
SWITCHES	Simulator Function
$T_{Ø-16}$	System Timing Clocks $_{Ø-16}$
TAP	Transfer Auxiliary to PC's
TCMDR	Control Memory Data Read
TSP	Transfer Stack to PC's
WPB	Simulator Function
XOP	Extended Operation
XPA	Exchange PC's and Auxiliary

APPENDIX D

2200MVP SIGNAL RUN LIST

Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
$\overline{AB_1}$	REG						D_1		D_1
$\overline{AB_2}$	REG						4_1		5_1
$\overline{AB_3}$	REG						6_1		6_1
$\overline{AB_4}$	REG						E_1		E_1
$\overline{AB_5}$	REG						7_1		F_1
$\overline{AB_6}$	REG						T_3		6_3
$\overline{AB_7}$	REG						16_3		7_3
$\overline{AB_8}$	REG						17_3		8_3
A Bus Ø	REG		S_2			Y_2	B_3		
A Bus 1	REG		14_2			20_2	3_3		
A Bus 2	REG		R_2			X_2	A_3		
A Bus 3	REG		13_2			B_3	2_3		
A Bus 4	REG		P_2			18_2	Z_2		
A Bus 5	REG		M_2			17_2	20_2		
A Bus 6	REG		K_2			U_2	U_2		
A Bus 7	REG		14_1			6_2	D_2		
$\overline{ABS}$	REG						8_1		J_1
ALUCLK	ALU					W_2	W_2		
$\overline{B}$	ST			V_2	U_2				
B Bus Ø			Z_2			L_3	10_3		
B Bus 1			21_2			K_3	K_3		
B Bus 2			20_2			9_3	9_3		
B Bus 3			18_2			J_3	J_3		
B Bus 4			V_2			8_3	8_3		
B Bus 5			U_2			7_3	7_3		
B Bus 6			16_2			5_3	D_3		
B Bus 7			15_2			4_3	4_3		
$\overline{BLK-CA}$	ALU					10_2	10_2		
BRANCH	ALU			9_2		5_2			
CØ	ALU					16_2	16_2		
C1	ALU					S_2	S_2		
C2	ALU					R_2	R_2		
C3	ALU					12_2	12_2		
C4	ALU					11_2	11_2		

Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
C5	ALU					M_2	M_2		
C6	ALU					K_2	K_2		
C7	ALU					H_2	H_2		
CA	ALU					8_2	8_2		
CA Ø	IC	10_2	7_2	6_2					
CA 1	IC	P_2	H_2	H_2					
CA 2	IC	L_2	6_2	5_2					
CA 3	IC	11_2	9_2	7_2					
CA 4	IC	M_2	F_2	F_2					
CA 5	IC	9_2	5_2	4_2					
CA 6	IC	20_2	11_2	12_2					
CA 7	IC	V_2	L_2	M_2					
CA 8	IC	X_2	N_2	P_2					
CA 9	IC	19_2	10_2	11_2					
CA 10	IC	21_2		13_2					
CA 11	IC	W_2		N_2					
C Bus Ø					18_2		17_2		
C Bus 1					15_2		15_2		
C Bus 2					14_2		14_2		
C Bus 3					13_2		13_2		
C Bus 4					P_2		P_2		
C Bus 5					N_2		N_2		
C Bus 6					L_2		L_2		
C Bus 7					J_2		J_2		
$\overline{\text{CBS}}$	REG						20_3		5_3
CDI_{0-23}									
CDO Ø	CM	20_3	L_3		L_3				
CDO 1	CM	19_3	K_3		H_3				
CDO 2	CM	18_3	J_3		F_3				
CDO 3	CM	M_3	E_3		E_3				
CDO 4	CM	L_3	D_3		D_3				
CDO 5	CM	10_3	3_3		C_3				
CDO 6	CM	C_2	E_2		D_2				
CDO 7	CM	B_2	D_2		4_2				
CDO 8	CM	A_2	C_2		B_2				

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
CDO 9	CM		10_1	1_2		A_2				
CDO 10	CM		K_1	A_2		R_1				
CDO 11	CM		J_1	N_1		P_1				
CDO 12	CM		X_3	11_3		16_3				
CDO 13	CM		W_3	7_3		10_3				
CDO 14	CM		V_3	6_3		21_2				
CDO 15	CM		N_3	5_3		20_2				
CDO 16	CM		11_3	4_3				5_3		
CDO 17	CM		K_3	C_3		Y_2		Y_2		
CDO 18	CM		3_2	4_2		E_1		L_1		
CDO 19	CM		2_2	3_2		F_2		F_2		
CDO 20	CM		1_2	2_2		6_2		6_2		
CDO 21	CM		L_1	B_2		E_2		E_2		
CDO 22	CM		9_1	R_1		5_2		5_2		
CDO 23	CM		8_1	13_1				1_2		
$\overline{CE}$	ALU	11_1	U_2				T_2			
CEN	ALU						9_2	9_2		
$\overline{CIO}$	ST					5_1		5_1		
CNTD	IC				10_1	10_1				
$\overline{CPB}$	REG							19_3		4_3
DI Ø	ALU	16_3					16_3			
DI 1	ALU	17_3					17_3			
DI 2	ALU	S_3					R_3			
DI 3	ALU	T_3					S_3			
DI 4	ALU	U_3					19_3			
DI 5	ALU	15_3					15_3			
DI 6	ALU	14_3					14_3			
DI 7	ALU	P_3					P_3			
DI 8	ALU	13_3					13_3			
DI 9	MB	13_1					16_3			
DI 10	MB	P_1					17_3			
DI 11	MB	12_1					R_3			
DI 12	MB	6_1					S_3			
DI 13	MB	5_1					19_3			

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
DI 14	MB	E_1					15_3			
DI 15	MB	F_1					14_3			
DI 16	MB	4_1					P_3			
DI 17	MB	D_1					13_3			
$\overline{\text{DMPI}}$	REG				2_2			2_2		
DMS 1	ST	10_3				20_3				
DMS 2	ST	10_3				X_3				
DO Ø	DM	19_3		T_3						
DO 1	DM	20_3		U_3						
DO 2	DM	V_3		17_3						
DO 3	DM	W_3		18_3						
DO 4	DM	18_3		S_3						
DO 5	DM	X_3		19_3						
DO 6	DM	11_3		9_3						
DO 7	DM	M_3		H_3						
DO 8	DM	12_3		10_3						
DO 9	DM	M_1		11_1						
DO 10	DM	L_1		10_1						
DO 11	DM	10_1		L_1						
DO 12	DM	H_1		7_1						
DO 13	DM	8_1		J_1						
DO 14	DM	J_1		8_1						
DO 15	DM	K_1		9_1						
DO 16	DM	7_1		H_1						
DO 17	DM	9_1		K_1						
$\overline{\text{HALT}}$	I/O							K_1		K_1
$\overline{\text{IB 1}}$	I/O							P_1		15_1
$\overline{\text{IB 2}}$	I/O							B_2		S_1
$\overline{\text{IB 3}}$	I/O							4_2		14_1
$\overline{\text{IB 4}}$	I/O							12_1		R_1
$\overline{\text{IB 5}}$	I/O							C_2		N_1
$\overline{\text{IB 6}}$	I/O							11_1		P_1
$\overline{\text{IB 7}}$	I/O							A_2		L_1
$\overline{\text{IB 8}}$	I/O							M_1		M_1
$\overline{\text{IB 9}}$	I/O							10_1		2_3

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
$\overline{\text{IBS}}$	I/O							F_3		1_3
ICC Ø	IC				14_3	14_3				
ICC 1	IC				15_3	15_3				
ICC 2	IC				13_3	13_3				
ICC 3	IC				B_3	A_3				
ICC 4	IC				R_3	R_3				
ICC 5	IC				P_3	P_3				
ICC 6	IC				N_3	N_3				
ICC 7	IC				12_3	12_3				
ICC 8	IC				K_3	K_3				
ICC 9	IC				9_3	9_3				
ICC 10	IC				J_3	J_3				
ICC 11	IC				8_3	8_3				
ICC 12	IC				5_3	5_3				
ICC 13	IC				4_3	4_3				
ICC 14	IC				3_3	3_3				
ICC 15	IC				2_3	2_3				
I/O CLK	ALU						11_3			L_3
$\overline{\text{LHPC}}$	IC				11_1	11_1				
$\overline{\text{LLPC}}$	IC				M_1	M_1				
LOP	ST			T_2	U_2	T_2		T_2		
$\overline{\text{LPI}}$	ST				9_1	9_1	9_1			
$\overline{\text{MARCLK}}$	ALU	R_3		14_3	H_3		F_3			
$\overline{\text{MS 1}}$	IC		18_2		E_2					
$\overline{\text{MS 2}}$	IC		T_2		D_2					
$\overline{\text{MS 3}}$	IC		17_2		C_2					
$\overline{\text{MS 4}}$	IC		18_2		17_2					
$\overline{\text{MS 5}}$	IC		T_2		T_2					
$\overline{\text{MS 6}}$	IC		17_2		16_2					
$\overline{\text{OB1}}$	REG		1_3					6_3		A_3
$\overline{\text{OB2}}$	REG		Z_2					11_3		B_3
$\overline{\text{OB3}}$	REG		R_1					M_3		C_3
$\overline{\text{OB4}}$	REG		12_1					12_3		D_3

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
$\overline{OB5}$	REG		11_1					14_3		J_3
$\overline{OB6}$	REG		6_1					13_3		H_3
$\overline{OB7}$	REG		5_1					P_3		F_3
$\overline{OB8}$	REG		4_1					N_3		E_3
$\overline{OBS}$	REG							H_1		H_1
PCCC	IC				8_1	8_1				
PECM	MC			17_2	18_2	16_2				
PEDM	MC			J_2	3_2			3_2		
PH Ø	ST	9_3	M_1			19_3	20_3			
PH 1	ST	8_3	F_1			22_2	3_3			
PH 2	ST	K_3	E_1			W_3	X_3			
PH 3	ST	J_3	D_1			18_3	E_3			
PH 4	ST	F_3	T_3			W_2	2_3			
PH 5	ST	C_3	S_3			11_2	14_2			
PH 6	ST	5_3	R_3			R_2	Z_2			
PH 7	ST		2_3			M_2	L_2			
PINC	IC				K_1	K_1				
PL Ø	ST		16_3	R_3		T_3	T_3			
PL 1	ST	6_3	15_3			S_2	V_2			
PL 2	ST	D_3	14_3			12_2	15_2			
PL 3	ST	2_3	B_3			9_2	N_2			
PL 4	ST	14_1	A_3			1_2	F_2			
PL 5	ST	A_3	22_2			7_2	J_2			
PL 6	ST	B_3	P_1			10_2	P_2			
PL 7	ST	H_3	N_1			X_2	A_3			
POR	PSR				W_2	V_2		V_2	E_1	
$\overline{PRMS}$	PSR		E_3						B_1	3_3
RØ	MC			P_3			1_3	1_3		
R1	MC			13_3			22_2	22_2		
R2	MC			16_3	16_3		18_3	18_3		
R3	MC			15_3	T_3		V_3	V_3		
R4	MC			Y_2	Z_2		M_3	S_3		
R5	MC			1_3	E_3		N_3	15_3		
R6	MC			22_2	1_3		21_2	21_2		

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
R7	MC			A_3	D_3		C_3	C_3		
R8	MC			2_3	F_3			E_3		
R9	MC			19_2	20_2			18_2		
R10	MC			X_2	Y_2			X_2		
R11	MC			N_3	L_3			L_3		
R12	MC			20_3	18_3					
R13	MC			X_3	19_3					
R14	MC			W_3	W_3		W_3	W_3		
R15	MC			V_3	U_3		U_3	U_3		
R16	MC			F_3	6_3	6_3	6_3			
R17	MC			M_3	10_3					
R18	MC			4_1	4_1		4_1			
R19	MC			12_3			12_3			
R20	MC			5_1	5_1		5_1			
R21	MC			E_1	E_1		E_1			
R22	MC			D_1	D_1		D_1			
RA Ø	IC	E_3			J_2					
RA 1	IC	7_3			K_2					
RA 2	IC	3_3			8_2					
RA 3	IC	R_1			10_2					
RA 4	IC	1_3			14_2					
RA 5	IC	4_3			R_2					
$\overline{R}$/B	I/O							X_3		K_3
$\overline{REF}$	ALU	L_3	Y_2		B_2		B_2			
REFCLK	IC				15_2		13_2			
$\overline{RESET}$	PSR				S_2				D_1	
$\overline{ROMS}$	IC			W_2	X_2		11_1			
$\overline{R}$/W1	MC	N_3		B_3						
$\overline{R}$/W2	MC	N_1		12_2						
$\overline{R}$/W (CM)	IC		K_2		F_1					
SØ	ST				7_3	7_3				
S1	ST				11_3	11_3				
S2	ST				M_3	M_3				
S3	ST				S_3	S_3				

Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
S4	ST			17_3	17_3				
S5	ST			V_3	V_3				
S6	ST			A_3	Z_2				
S7	ST			C_3	B_3				
$\overline{SB}$	ST			19_2	17_2				
SHO	REG					7_2	7_2		
$\overline{SR}$	ST			21_2	19_2	19_2			
$\overline{T1}$	ALU			14_1	14_1	14_1	14_1		
$\overline{T2}$	ALU				12_1	12_1		F_1	
$\overline{T3}$	ALU		P_1	N_2	N_1	N_1	N_1		
$\overline{T4}$	ALU		M_1	P_1	4_1	P_1			
$\overline{T5}$	ALU			1_2		1_2			
$\overline{T6}$	ALU		F_1		F_1	F_1	F_1		
$\overline{T7}$	ALU			12_1		M_1			
$\overline{T8}$	ALU			A_2		A_2			
$\overline{T9}$	ALU	4_2			2_2	2_2			
$\overline{T10}$	ALU				C_2	C_2			
$\overline{T11}$	ALU				3_2	3_2			
$\overline{T12}$	ALU			13_1	13_1	13_1	13_1		
$\overline{T13}$	ALU					4_2			
$\overline{T14}$	ALU					D_2			
$\overline{T15}$	ALU					E_2			
$\overline{T16}$	ALU			R_1		R_1	R_1		
$\overline{TAP}$	ST			H_1	H_1				
$\overline{TCMDR}$	ALU		6_1		J_1	J_1	J_1		
$\overline{TSP}$	ST			7_1	7_1				
XOP	ST		12_1	L_1	L_1				
$\overline{XPA}$	ST			6_1	6_1				

Signal	Source	DM	CM	MC	IC	ST	ALU	REG	PSR	I/O
+5VR1	PSR			2_1				2_1	8_1	2_1
				B_1				B_1	J_1	B_1
				21_3				21_3		14_3
				Y_3				Y_3		R_3
+5VR2	PSR	2_1	2_1		2_1	2_1	2_1		10_1	
		B_1	B_1		B_1	B_1	B_1		L_1	
		21_3	21_3		21_3	21_3	21_3			
		Y_3	Y_3		Y_3	Y_3	Y_3			
-5VR	PSR	3_1	3_1	3_1	3_1	3_1	3_1	3_1	15_1	
		C_1	C_1	C_1	C_1	C_1	C_1	C_1	S_1	
+12VR	PSR	15_1	15_1	15_1	15_1	15_1	15_1	15_1	11_1	15_3
		S_1	S_1	S_1	S_1	S_1	S_1	S_1	M_1	S_3
-12VR	PSR								12_1	12_3
									N_1	N_3
$\pm$0V		1_1	1_1	1_1	1_1	1_1	1_1	1_1	13_1	3_1
		A_1	A_1	A_1	A_1	A_1	A_1	A_1	P_1	C_1
		22_3	22_3	22_3	22_3	22_3	22_3	22_3	14_1	13_3
		Z_3	Z_3	Z_3	Z_3	Z_3	Z_3	Z_3	R_1	P_3
				8_3						

MB0080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 07/16/79

ASSEMBLY PART NUMBER 177-3012- - -
ASSEMBLY DESCRIPTION 2200MVP-8 CPU 32K MEM

POSITION IN STRUCTURE	LEGEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN	187-3014- - -	2200MVP-16 CPU 64K MEM		1.0000
2	P IN	210-7587-1A- -	PCA 2200MVP 64KX9 BIT DATA MEMORY	E11526	1.0000
3	IN	209-7587-1 - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
2	P FS	279-0313- - -	2200MVP/VP COMMON MECH ASSY 60HZ		1.0000
3	IN	210-6789-A - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
4	IN	209-6789- - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	IN	210-6790- - -	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	IN	210-6791- - -	PCA 2200VP STACK BOARD		1.0000
3	IN	210-6792- - -	PCA 2200VP ALU		1.0000
3	IN	210-6793-1 - -	PCA 2200MVP REGISTER BOARD	E10639	1.0000
3	IN	210-7397- - -	PCA 2200VP REG W/CURRENT FOLD BK	E10274	1.0000
3	P IN	210-7588-A - -	PCA 2200VP/MVP 16X24 BIT MEM CNTL	E11598	1.0000
4	IN	209-7588- - -	PCA 2200VP/MVP 16X24 BIT MEM CNTL		1.0000
3	IN	270-0355- - -	2200VP CPU CHASSIS (9I/O)		1.0000
4	IN	210-7498- - -	PCA 2200VPA/MVPA MOTHERBOARD	E10274	1.0000
4	IN	270-0356- - -	HEATSINK ASSY(2200VP)	E10389	1.0000
5	IN	270-3066- - -	HEATSINK HARNESS(2200VP)C6482-126		1.0000
4	IN	270-3065- - -	TRANSFORMER HARNESS(VP 60HZ)6482125		1.0000
1	P IN	210-7587-1A- -	PCA 2200MVP 64KX9 BIT DATA MEMORY	E12201	1.0000-
2	IN	209-7587-1 - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
1	P IN	210-7587-1B- -	PCA 2200MVP 32K X 9BIT MVP DATA MEM	E12201	1.0000
2	IN	209-7587-1 - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
1	IN	615-1478- - -	LABEL,2200MVP 115V 50HZ B6611-239	E10392	1.0000
1	IN	615-1491- - -	LBL,2200MVP 115V 60HZ B6611-240	E10392	1.0000

MB0080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3014- - -
ASSEMBLY DESCRIPTION 2200MVP-16 CPU 64K MEM

POSITION IN STRUCTURE	LEGEND 1	2	3	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1		IN		187-3014- - -	2200MVP-16 CPU 64K MEM		1.0000
2	P	IN		210-7587-1A- -	PCA 2200MVP 64KX9 BIT DATA MEMORY	E11526	1.0000
3		IN		209-7587-1 - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
2		IN		210-7589-A - -	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
3		IN		209-7588- - -	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
2	P	FS		279-0313- - -	2200MVP/VP COMMON MECH ASSY 60HZ		1.0000
3		IN		210-6789-A - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
4		IN		209-6789- - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
3		IN		210-6790- - -	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3		IN		210-6791- - -	PCA 2200VP STACK BOARD		1.0000
3		IN		210-6792- - -	PCA 2200VP ALU		1.0000
3		IN		210-6793-1 - -	PCA 2200MVP REGISTER BOARD	E10639	1.0000
3		IN		210-7397- - -	PCA 220DVP REG W/CURRENT FOLD BK	E10274	1.0000
3		IN		210-7588-A - -	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4		IN		209-7588- - -	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3		IN		270-0355- - -	2200VP CPU CHASSIS (9I/O)		1.0000
4		IN		210-7498- - -	PCA 2200VPA/MVPA MOTHERBOARD	E10274	1.0000
4		IN		270-0356- - -	HEATSINK ASSY(2200VP)	E10389	1.0000
5		IN		270-3066- - -	HEATSINK HARNESS(2200VP)C6482-126		1.0000
4		IN		270-3065- - -	TRANSFORMER HARNESS(VP 60HZ)6482125		1.0000
1		IN		615-1478- - -	LABEL,2200MVP 115V 50HZ 86611-239	E10392	1.0000
1		IN		615-1491- - -	LBL,2200MVP 115V 60HZ 86611-240	E10392	1.0000

MB0080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 07/16/79

ASSEMBLY PART NUMBER 177-3108- - -
ASSEMBLY DESCRIPTION 2200 MVP-8A CPU 32K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION		E C N
1	P IN	210-7587-1A- -	PCA 2200MVP 64KX9 BIT DATA MEMORY		E12201
2	IN	209-7587-1 - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		
1	P IN	210-7587-1B- -	PCA 2200MVP 32K X 9BIT MVP DATA MEM		E11526
2	IN	209-7587-1 - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		
1	IN	615-1533- - -	LABEL # 2200 MVPA 60HZ	B6611-295	E11498
1	IN	615-1536- - -	LABEL # 2200 MVPA 50HZ	B6611-296	E11498

MB0080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3112- - -
ASSEMBLY DESCRIPTION 2200 MVP-12A CPU 48K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION		E C N	QUANTITY PER ASSY
1	IN	187-3112- - -	2200 MVPA CPU 9 I/O 48K MEM		E10974	1.0000
1	IN	615-1533- - -	LABEL # 2200 MVPA 60HZ	B6611-295	E11498	1.0000
1	IN	615-1536- - -	LABEL # 2200 MVPA 50HZ	B6611-296	E11498	1.0000

MB0080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3116- - -
ASSEMBLY DESCRIPTION 2200 MVP-16A CPU 64K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN	187-3116- - -	2200 MVPA CPU 9 I/O 64K MEM	E10974	1.0000
2	P IN	210-7587-1A- -	PCA 2200MVP 64KX9 BIT DATA MEMORY		1.0000
3	IN	209-7587-1 - -	PCA 2200MVP 64KX9 BIT DATA MEM NC		1.0000
2	P IN	279-0354- - -	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3	IN	210-6789-A - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
4	IN	209-6789- - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	IN	210-6790- - -	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	IN	210-6791- - -	PCA 2200VP STACK BOARD		1.0000
3	IN	210-6792- - -	PCA 2200VP ALU		1.0000
3	IN	210-6793-1 - -	PCA 2200MVP REGISTER BOARD		1.0000
3	IN	210-7397- - -	PCA 2200VP REG W/CURRENT FOLD 8K		1.0000
3	IN	210-7588-A - -	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4	IN	209-7588- - -	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3	IN	270-0452- - -	2200 MVPA/VPA CPU CHASS 9 I/O 60HZ		1.0000
4	IN	210-7498- - -	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4	IN	270-0564- - -	HEATSINK ASSY 2200 MVPA/VPA		1.0000
5	IN	270-3121- - -	MVPA PWR SUP HTSNK HARN D6482-378	E10329	1.0000
4	IN	270-3120- - -	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	IN	615-1533- - -	LABEL # 2200 MVPA 60HZ B6611-295	E11498	1.0000
1	IN	615-1536- - -	LABEL # 2200 MVPA 50HZ B6611-296	E11498	1.0000

MB0080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3124- - -
ASSEMBLY DESCRIPTION 2200 MVP-24A CPU 96K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION	ECN	QUANTITY PER ASSY
1	IN	187-3124- - -	2200 MVPA CPU 9 I/O 96K MEM		1.0000
2	IN	210-7587-38- -	PCA 2200MVP 96K X 9BIT MVP DATA MEM	E11262	1.0000
3	IN	209-7587-3 - -	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
2	P IN	279-0354- - -	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3	IN	210-6789-A - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
4	IN	209-6789- - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	IN	210-6790- - -	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	IN	210-6791- - -	PCA 2200VP STACK BOARD		1.0000
3	IN	210-6792- - -	PCA 2200VP ALU		1.0000
3	IN	210-6793-1 - -	PCA 2200MVP REGISTER BOARD		1.0000
3	IN	210-7397- - -	PCA 2200VP REG W/CURRENT FOLD 8K		1.0000
3	IN	210-7588-A - -	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4	IN	209-7588- - -	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3	IN	270-0452- - -	2200 MVPA/VPA CPU CHASS 9 I/O 60HZ		1.0000
4	IN	210-7498- - -	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4	IN	270-0564- - -	HEATSINK ASSY 2200 MVPA/VPA		1.0000
5	IN	270-3121- - -	MVPA PWR SUP HTSNK HARN D6482-378	E10329	1.0000
4	IN	270-3120- - -	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	IN	615-1533- - -	LABEL # 2200 MVPA 60HZ B6611-295		1.0000
1	IN	615-1536- - -	LABEL # 2200 MVPA 50HZ B6611-296		1.0000

M80060-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3132- - -
ASSEMBLY DESCRIPTION 2200 MVP-32A CPU 128K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN	187-3164- - -	2200 MVPA CPU 9 I/O 256K		1.0000
2	P IN	210-7587-3A- -	PCA 2200MVP 128KX9 BIT DATA MEMORY		2.0000
3	IN	209-7587-3 - -	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
2	P IN	279-0354- - -	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3	IN	210-6789-A - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
4	IN	209-6789- - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
3	IN	210-6790- - -	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3	IN	210-6791- - -	PCA 2200VP STACK BOARD		1.0000
3	IN	210-6792- - -	PCA 2200VP ALU		1.0000
3	IN	210-6793-1 - -	PCA 2200MVP REGISTER BOARD		1.0000
3	IN	210-7397- - -	PCA 2200VP REG W/CURRENT FOLD BK		1.0000
3	IN	210-7588-A - -	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4	IN	209-7588- - -	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3	IN	270-0452- - -	2200 MVPA/VPA CPU CHASS 9 I/O 60HZ		1.0000
4	IN	210-7498- - -	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4	IN	270-0564- - -	HEATSINK ASSY 2200 MVPA/VPA		1.0000
5	IN	270-3121- - -	MVPA PWR SUP HTSNK HARN D6482-378	E10329	1.0000
4	IN	270-3120- - -	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	P IN	210-7587-3A- -	PCA 2200MVP 128KX9 BIT DATA MEMORY		1.0000-
2	IN	209-7587-3 - -	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
1	IN	615-1533- - -	LABEL # 2200 MVPA 60HZ 86611-295	E11498	1.0000
1	IN	615-1536- - -	LABEL # 2200 MVPA 50HZ 86611-296	E11498	1.0000

MB0080-A M U L T I - L E V E L B I L L O F M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3148- - -
ASSEMBLY DESCRIPTION 2200 MVP-48A CPU 192K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND 1 2 3		COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1		IN	187-3164- - -	2200 MVPA CPU 9 I/O 256K	E10974	1.0000
2	P	IN	210-7587-3A- -	PCA 2200MVP 128KX9 BIT DATA MEMORY		2.0000
3		IN	209-7587-3 - -	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
2	P	IN	279-0354- - -	2200 MVP-A COMMON MECH ASSY 60HZ		1.0000
3		IN	210-6789-A - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
4		IN	209-6789- - -	PCA 2200VP MEMORY INTERFACE BD		1.0000
3		IN	210-6790- - -	PCA 2200VP INSTRUCTION COUNTER BD		1.0000
3		IN	210-6791- - -	PCA 2200VP STACK BOARD		1.0000
3		IN	210-6792- - -	PCA 2200VP ALU		1.0000
3		IN	210-6793-1 - -	PCA 2200MVP REGISTER BOARD		1.0000
3		IN	210-7397- - -	PCA 2200VP REG W/CURRENT FOLD BK		1.0000
3		IN	210-7588-A - -	PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.0000
4		IN	209-7588- - -	PCA 2200VP/MVP 28X24 CNTL MEM		1.0000
3		IN	270-0452- - -	2200 MVPA/VPA CPU CHASS 9 I/O 60HZ		1.0000
4		IN	210-7498- - -	PCA 2200VPA/MVPA MOTHERBOARD		1.0000
4		IN	270-0564- - -	HEATSINK ASSY 2200 MVPA/VPA		1.0000
5		IN	270-3121- - -	MVPA PWR SUP HTSNK HARN D6482-378	E10329	1.0000
4		IN	270-3120- - -	XMFR HARNESS MVPA 60 HTZ D6482-341	E11393	1.0000
1	P	IN	210-7587-3A- -	PCA 2200MVP 128KX9 BIT DATA MEMORY	E10974	1.0000-
2		IN	209-7587-3 - -	PCA 2200MVP 128KX9 BIT DATA MEM NC		1.0000
1		IN	615-1533- - -	LABEL # 2200 MVPA 60HZ B6611-295	E11498	1.0000
1		IN	615-1536- - -	LABEL # 2200 MVPA 50HZ B6611-296	E11498	1.0000

MB0060-A M U L T I - L E V E L B I L L O F M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3164- - -
ASSEMBLY DESCRIPTION 2200 MVP-64A CPU 256K MEM 9 I/O

POSITION IN STRUCTURE	LEGEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION		ECN	QUANTITY PER ASSY
1	IN	187-3164- - -	2200 MVPA CPU 9 I/O 256K		E10974	1.0000
2	P IN	210-7587-3A- -	PCA 2200MVP 128KX9 BIT DATA MEMORY			2.0000
3	IN	209-7587-3 - -	PCA 2200MVP 128KX9 BIT DATA MEM NC			1.0000
2	P IN	279-0354- - -	2200 MVP-A COMMON MECH ASSY 60HZ			1.0000
3	IN	210-6789-A - -	PCA 2200VP MEMORY INTERFACE BD			1.0000
4	IN	209-6789- - -	PCA 2200VP MEMORY INTERFACE BD			1.0000
3	IN	210-6790- - -	PCA 2200VP INSTRUCTION COUNTER BD			1.0000
3	IN	210-6791- - -	PCA 2200VP STACK BOARD			1.0000
3	IN	210-6792- - -	PCA 2200VP ALU			1.0000
3	IN	210-6793-1 - -	PCA 2200MVP REGISTER BOARD			1.0000
3	IN	210-7397- - -	PCA 2200VP REG W/CURRENT FOLD BK			1.0000
3	IN	210-7588-A - -	PCA 2200VP/MVP 28X24 CNTL MEM		E11598	1.0000
4	IN	209-7588- - -	PCA 2200VP/MVP 28X24 CNTL MEM			1.0000
3	IN	270-0452- - -	2200 MVPA/VPA CPU CHASS 9 I/O 6CHZ			1.0000
4	IN	210-7498- - -	PCA 2200VPA/MVPA MOTHERBOARD			1.0000
4	IN	270-0564- - -	HEATSINK ASSY 2200 MVPA/VPA			1.0000
5	IN	270-3121- - -	MVPA PWR SUP HTSNK HARN	D6482-378	E10329	1.0000
4	IN	270-3120- - -	XMFR HARNESS MVPA 60 HTZ	D6482-341	E11393	1.0000
1	IN	615-1533- - -	LABEL # 2200 MVPA 60HZ	B6611-295	E11498	1.0000
1	IN	615-1536- - -	LABEL # 2200 MVPA 50HZ	B6611-296	E11498	1.0000

M80080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3236-D - -
ASSEMBLY DESCRIPTION 2236D WK/ST 80X24 TRANS TERMINAL

POSITION IN STRUCTURE	LEGEND 1 2 3		COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN		187-3236-D - -	2236D WK/ST 80X24 TRANS TERMINAL		1.0000
2	IN		210-7158-A - -	PCA 2236 80X24 CRT/PTR 60HZ		1.0000
3	IN		209-7158- - -	PCA 2236 80X24 CRT/PTR 60HZ		1.0000
4	IN		220-1068- - -	CABLE,CRT BD (7058)(E)B6482-86	EC7027	1.0000
2	IN		210-7292-1A- -	PCA 2236MXD INTERACV TERM WS ELEC		1.0000
3	IN		209-7292-1 - -	PCA 2236MXD INTERACV TERM WS ELEC		1.0000
2	IN		220-2236-25- -	2236 DIRECT CABLE ASSY	EC9918	1.0000
2	P FS		279-0314- - -	2236D COMMON MECH ASSY		1.0000
3	IN		210-7156- - -	PCA 928 PS REG FOR MOTOROLA MONITOR	EC8365	1.0000
3	IN		220-1143- - -	WIRE & LUG ASSY TYPE P065 D6482-12	EC9294	1.0000
3	IN		270-0373- - -	12" MONITOR II & PWR SUP ASM II	EC9775	1.0000
4	IN		270-0371- - -	POWER SUPPLY II,12" MONITOR(PRELIM)		1.0000
5	P FS	*	210-7455- - -	PCA 9/12 MONITOR WANG MON PS REG		1.0000
6	IN		220-1107- - -	12" CRT POWER SUPLY CABLE 86482-141		1.0000
4	IN	*	270-0372- - -	12" MONITOR ASM II (LESS PWR SUP)		1.0000
5	IN	*	210-7456- - -	PCA 12" MONITOR ELEC	EC8373	1.0000
5	IN		220-0160- - -	BRIGHTNESS POT CABLE ASSY C6482-140		1.0000
5	IN		270-3068- - -	12" CRT HARNESS ASSY D6482-139		1.0000
5	IN		270-3092- - -	YOKE ASSY (12" MONITOR) B6482-246		1.0000
5	IN		270-3104- - -	12"FLYBACK XFORMER HARN C6482-327	EC9723	1.0000
3	IN		270-0400-1 - -	2236 WORK ST CHASSIS ASSY	EC8561	1.0000
4	IN		210-7293- - -	PCA 2236 INTERACTIVE TERM WS MB		1.0000
5	IN		220-3014- - -	24 COND 14"FLAT CABLE C-6482-79	PATREL	1.0000
4	IN		220-1076- - -	POWER CORD ASSY(F CHAS)B6482-95		1.0000
4	IN		220-1101- - -	P054 WIRE&LUG ASSY(E CHAS)6482-12		1.0000
4	IN		220-1143- - -	WIRE & LUG ASSY TYPE P065 D6482-12	EC9931	1.0000
4	IN		220-1180- - -	WIRE & LUG ASSY TYPE P077 D6482-12	EC9931	1.0000
4	IN	*	270-0346-1 - -	WS POWER SUPPLY ASSY		1.0000
5	IN		220-1042- - -	P022 WIRE & LUG ASSY(2LCRT)D6482-12		1.0000
5	IN		220-1074- - -	CABLE PS/MB(F CHASSIS)B6482-91		1.0000
5	IN		220-1077- - -	P043 WIRE & LUG ASSY(F CHAS)8648296		1.0000
5	IN		220-1094- - -	P048 WIRE & LUG ASSY B		1.0000
3	WC		279-0352- - -	928 WK/ST COVER ASSY	EC9905	1.0000
3	IN		279-1015- - -	928WZ BASE ASSY(ALUM TAPE) 6841-30	EC8153	1.0000
1	IN		615-1468- - -	LBL,2236 WK/ST 115V 50HZ 86611-272	E10392	1.0000
1	IN		615-1485- - -	LBL,2236 WK/ST 115V 60HZ 86611-271	E10392	1.0000

MB0080-A M U L T I - L E V E L B I L L OF M A T E R I A L AS OF RUN DATE: 05/10/79

ASSEMBLY PART NUMBER 177-3236-E - -
ASSEMBLY DESCRIPTION 2236 INTERACTIVE TERM WK/ST

POSITION IN STRUCTURE	LEGEND 1 2 3		COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1	IN		187-3236-E - -	2236E INTERACTIVE TERM WK/ST		1.0000
2	IN		210-7592-A - -	PCA 2236E SINGLE BD TERM ELEC		1.0000
3	IN		209-7592- - -	PCA 2236E SINGLE BD TERM ELEC		1.0000
4	IN		220-1103- - -	CRT BRD (W2)(COAX)B6482-122	E11192	1.0000
2	IN		220-3039- - -	24 PIN FLAT CABLE ASSY(18")C6482-79		1.0000
2	IN		279-0359- - -	2236E INTERACTIVE TERM COMMON ASSY		1.0000
3	IN		220-1143- - -	WIRE & LUG ASSY TYPE P065 D6482-12		1.0000
3	IN		270-0373- - -	12" MONITOR II & PWR SUP ASM II		1.0000
4	IN		270-0371- - -	POWER SUPPLY II,12" MONITOR(PRELIM)		1.0000
5	P FS	*	210-7455- - -	PCA 9/12 MONITOR WANG MON PS REG		1.0000
6	IN		220-1107- - -	12" CRT POWER SUPLY CABLE B6482-141		1.0000
4	IN	*	270-0372- - -	12" MONITOR ASM II (LESS PWR SUP)		1.0000
5	IN	*	210-7456- - -	PCA 12" MONITOR ELEC	EC8373	1.0000
5	IN		220-0160- - -	BRIGHTNESS POT CABLE ASSY C6482-140		1.0000
5	IN		270-3068- - -	12" CRT HARNESS ASSY D6482-139		1.0000
5	IN		270-3092- - -	YOKE ASSY (12" MONITOR) B6482-246		1.0000
5	IN		270-3104- - -	12"FLYBACK XFORMER HARN C6482-327	EC9723	1.0000
3	IN		270-0576- - -	2236 E WORK ST CHASSIS		1.0000
4	IN		220-1076- - -	POWER CORD ASSY(E CHAS)B6482-95		1.0000
4	IN		220-1101- - -	P054 WIRE&LUG ASSY(E CHAS)6482-12		1.0000
4	IN		220-1301- - -	CABLE SPEAKER 2236E B6482-462	E11322	1.0000
4	IN		220-1302- - -	CABLE POT B6482-466	E11322	1.0000
4	IN		270-3139- - -	TRANSFORMER HARNESS D6482-467	E11322	1.0000
3	WC		279-0352- - -	928 WK/ST COVER ASSY		1.0000
3	IN		279-1015- - -	928WZ BASE ASSY(ALUM TAPE) 6841-30		1.0000

MB0080-A MULTI-LEVEL BILL OF MATERIAL AS OF RUN DATE: 06/20/79

ASSEMBLY PART NUMBER 177-3236-DE- -
ASSEMBLY DESCRIPTION 2236DE WK/ST 80X24

POSITION IN STRUCTURE	LEGEND 1	2	3	COMPONENT PART NUMBER	DESCRIPTION	E C N	QUANTITY PER ASSY
1		IN		187-3236-DE- -	2236-DE INTERACTIVE TERM WK/ST		1.0000
2		IN		210-7592-A - -	PCA 2236E SINGLE BD TERM ELEC		1.0000
3		IN		209-7592- - -	PCA 2236E SINGLE BD TERM ELEC		1.0000
4		IN		220-1103- - -	CRT BRD (W2)(COAX)B6482-122	E11192	1.0000
2		IN		220-3039- - -	24 PIN FLAT CABLE ASSY(18")C6482-79		1.0000
2		IN		270-0579- - -	HEATSINK ASSY 2236E		1.0000
2	P	IN		279-0359- - -	2236E INTERACTIVE TERM COMMON ASSY		1.0000
3		IN		220-1143- - -	WIRE & LUG ASSY TYPE P065 D6482-12		1.0000
3		IN		270-0373- - -	12" MONITOR II & PWR SUP ASM II		1.0000
4		IN		270-0371- - -	POWER SUPPLY II,12" MONITOR(PRELIM)		1.0000
5	P	FS	*	210-7455- - -	PCA 9/12 MONITOR WANG MON PS REG		1.0000
6		IN		220-1107- - -	12" CRT POWER SUPLY CABLE B6482-141		1.0000
4		IN	*	270-0372- - -	12" MONITOR ASM II (LESS PWR SUP)		1.0000
5		IN	*	210-7456- - -	PCA 12" MONITOR ELEC	EC8373	1.0000
5		IN		220-0160- - -	BRIGHTNESS POT CABLE ASSY C6482-140		1.0000
5	P	IN		270-3068- - -	12" CRT HARNESS ASSY D6482-139		1.0000
5	P	IN		270-3092- - -	YOKE ASSY (12" MONITOR) B6482-246		1.0000
5	P	IN		270-3104- - -	12"FLYBACK XFORMER HARN C6482-327	EC9723	1.0000
3		IN		270-0576- - -	2236 E WORK ST CHASSIS		1.0000
4		IN		220-1076- - -	POWER CORD ASSY(F CHAS)B6482-95		1.0000
4		IN		220-1101- - -	P054 WIRE&LUG ASSY(E CHAS)6482-12		1.0000
4		IN		220-1301- - -	CABLE SPEAKER 2236E 86482-462	E11322	1.0000
4		IN		220-1302- - -	CABLE POT B6482-466	E11322	1.0000
4		IN		270-3139- - -	TRANSFORMER HARNESS D6482-467	E11322	1.0000
3		IN		279-1015- - -	928WZ BASE ASSY(ALUM TAPE) 6841-30		1.0000
3		IN		279-4116- - -	2236 DE COVER ASSY	E11811	1.0000

APPENDIX F

ELECTRICAL SCHEMATICS AND DRAWINGS

This appendix provides electrical schematics for the 2200MVP CPU, the 2236D Interactive Terminal, and the I/O controllers for the peripherals. Cable assembly drawings are also included. Below is a complete listing of the drawings provided.

DRAWING NUMBER	DESCRIPTION
2200MVP CENTRAL PROCESSING UNIT	
E6787	Data Memory (16K/32K x 9 Bits)
D7587	Data Memory (128K x 9 Bits)
E6788	Control Memory (8K/12K x 24 Bits)
E6789	Memory Control
E6790	Instruction Counter
E6791	Stack & Program Counter
E6792	ALU
E6793-1	Registers & I/O
D6797	Regulator (without Current Foldback)
D7397	Regulator (with Current Foldback)
E6798	MVP Motherboard
E7498	MVP-A Motherboard
D6482-125	MVP Transformer Harness
D6482-341	MVPA Transformer Harness
C6482-126	MVP Heatsink Harness
C6482-378	MVPA Heatsink Harness
E6819-100	MVP/MVPA Chassis
E6819-999	Interconnection Diagram
2236D INTERACTIVE TERMINAL	
D7067	Regulator (without current foldback)
D7156	Regulator (with current foldback)
E7158	Printer & Display I/O
E7292-1	CPU
D7293	Motherboard
D7256	12" Monitor Electronics (Wang)
B7258	Blanking CKT (Wang Monitor)
D7455	12" Monitor P.S. Reg. (Wang)
D7456	12" Monitor Electronics
7229	Wang Keyboard Electronics
6621-090	Keyboard & Bearing Plate
N/A	Motorola Video PCB Schematic
N/A	Motorola Interconnection Diagram
C35-1852	Keytronic Keyboard

DRAWING NUMBER	DESCRIPTION
	I/O CONTROLLERS
D6541-2	22C03 Disk Controller
D6561	22C01 Character Printer Controller
E6730	2227B Telecommunications Controller
E6786	2230MXB Multiplexer Slave Controller
D7042	22C11 Disk/Printer Controller
D7079	22C02 Matrix Printer Controller
E7141	2209A Tape Drive Controller (Motherboard)
E7142	2209A Tape Drive Controller (Daughterboard)
E7223	2227B/2228B Telecommunications Controller Motherboard
E7224	2228B Telecommunications Controller
E7287	2230MXA Multiplexer Controller
F7290-1	2236MXD Controller (Motherboard)
F7291-1	2236MXD Controller (Daughterboard)
D7342	22C11 Disk/Printer Controller
D7486	22C12 Disk Microprocessor (Motherboard)
D7487	22C12/22C13 Disk Microprocessor (Daughterboard)
D7488	22C13 Disk Microprocessor (Motherboard)
D7686	22C12 Disk Microprocessor (Motherboard)
D7688	22C13 Disk Microprocessor (Motherboard)
	I/O CABLE ASSEMBLIES
C6422-129	Printer Cable for 2221W Matrix Printer (WL #220-0105); for 2263 Chain Train Printer (WL #220-0105); for 2231W Matrix Printer (WL# 220-0105-1); for 2282 Graphic CRT (WL #220-0105-2)
C6472-61	I/O Cable Assembly for 2260B Series Drive (WL #220-0066); for 2270A-D Diskette Drive (WL #220-0066-4)
C6482-16	2224 Extension Cable for 2280 Phoenix Drive (WL #220-0138)
C6482-55	CP & Printer Cable for 2221M Printer MUX (WL #220-0130); for 2221M Printer MUX (WL #220-0131)

DRAWING NUMBER	DESCRIPTION
	I/O CABLE ASSEMBLIES (continued)
D6482-112	Inter-Disk Cable for 2260B-2 Disk Drive (WL #220-0151)
C6482-135	I/O Cable for 2271/2271P Writer & Plotter (WL #220-0156); for 2251 Matrix Printer (WL #220-0156)
C6482-143	I/O Cable for 2281/2281P Writer & Plotter (WL #220-0161)
D6482-165	I/O Cable for 2209A Tape Drive (WL #220-0168)
D6482-188	30 Pair Flat Cable for 2280 Phoenix Drive (WL #220-3032)
C6482-189	26 Conductor Shielded Cable for 2280 Phoenix Drive (WL #220-3033-5)
D6482-192	I/O Cable for 2261W Matrix Printer (WL #220-0171)
C6482-220	RS-232-C Cable for 2236D Terminal (WL #220-2236-25)
C6482-226	I/O Cable for 2201L Printer (WL #220-0181)
B6482-320	36 Conductor Cable for 2260BC Series Drives (WL #220-3066)





COMPONENT LAYOUT

4787 R6



LOCATION PER SER.	WLL. NO.	TERM. FOR +5V	TERM. FOR VCC VOLTS
C1-5, 7-11, 13-20, 22-25, C31-35, C40-48, 50-57, L19-20	377-0346	18	
L26, 29	376-0178	7	14
L27, 30, 36, 38, 39, L75-82, L89-92	376-0179	8	16
L28, 34, 37, 88	376-0055	7	14
L85	376-0094	8	16
L86	376-0004	7	14
L93, 95, 96	376-0130	8	16
C26-28, 58-74, C76-80, C2-3, C29-30, 49, 75, L70-73	330-9014		
L94	376-0096	7	14

COMPONENT	WLL. NO.
R1	330-3440
R6	330-3011
R2, 3, 4, 5, 7-10, 33-36	330-1011
R15-32	330-3033
C1-12, C26-28, 58-74	300-1931
C13-25, C40-48, C55-72, C76-80	300-1530
C29, 30, C49, C75, C81, 82, 83, 84	300-1270
C31-39, 50-54, 85, 86, 98-100	300-6048
Q1, 2, 3, 4	372-1459

I.C. TYPE	LOCATION	SPARES
9321	L89	1

NOTE:
* DELETE ALL CIRCLED ITEMS FOR 16K REPLACE

WANG PART NO.	ITEM	QTY.	NAME	MATERIAL	DESCRIPTION
			WANG LABORATORIES, INC.		BY / DATE / APPROVED BY / DATE
			MATERIAL	MODEL NO. 2600	Chkd. E.S.S. 4-17-75 / LANG: In Shop
			FINISH	DO NOT DIMENSION FROM THIS DRAWING	Cost / I.C. Control / APPR. Shop
				TOL. ON ALL FRACTIONS ± .XX DECIMALS ± .XXX ANGLES ± 1° SURFACE FINISH 125	TITLE: SCHEMATIC, LOGIC & LOC 8K x 16 BIT MEMORY
					CAD. DWG. NO. 210-6787 / SIZE E / 6787 / REV. 8

THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS WITHOUT PERMISSION.


PRELIMINARY
WANG LABORATORIES, INC.
2200MVP
128K EXTENDER MEMORY
210-7587
D
7587
4
SAE SN-4 FAR REV.
REFMG
MAR CLK
BTFB
FB128
CE
RIW2
RIW1
CAS0
CAS1
CAS2
CAS3
RAS0
RAS1
RAS2
RAS3
DCAS7 (3B9)
DCAS6 (2B9)
DCAS5 (3D9)
DCAS4 (2D9)
DCAS3 (3E9)
DCAS2 (2E9)
DCAS1 (3G9)
DCAS0 (2G9)
DRAS7 (3B9)
DRAS6 (2B9)
DRAS5 (3D9)
DRAS4 (2D9)
DRAS3 (3E9)
DRAS2 (2E9)
DRAS1 (3G9)
DRAS0 (2G9)
DM00
DM01
DM02
DM03
DM04
DM05
DM06
DM07
DM08
DM09
DM010
DM011
DM012
DM013
DM014
DM015
DM016
DM017



PRELIMINARY

WANG LABORATORIES, INC.	BY	DATE	APPROVED BY	DATE
MATERIAL	MODEL NO 2200MVP	PWB FSS	C-8-76	E ENGR	
	SEE ENGR SPECIFICATIONS No.	CHK		M ENGR	
FINISH	TOL UNLESS OTHERWISE SPECIFIED: .XX ±, .XXX ±, ANGL ±, FINISH √	SCALE	SHT 2 OF 4	MFG ENGR	
		TITLE: 128K EXTENDER MEMORY			
		210-7587	D	7587	44
		MACH. PART NUMBER	DWG	DRAWING NUMBER	REV.

SEE SH. 4 FOR REVS

THIS DRAWING AND THE DATA SHOWN THEREON ARE THE CONFIDENTIAL PROPERTY OF, AND ARE PROPRIETARY TO, WANG LABORATORIES, INC. THIS DRAWING AND THE DATA SHOWN THEREON MAY NOT BE MADE PUBLIC BY ANY PERSON OR ORGANIZATION TO WHOM IT IS SHOWN OR FURNISHED BY WANG LABORATORIES, INC. OR TRANSMITTED BY WANG TO LEAVE THE PHYSICAL CUSTODY OF THE COMPANY, IT IS RETURNABLE UPON THE DEMAND OF WANG LABORATORIES INC.


6788
R5
COMPONENT LAYOUT
SEE NOTE 1
+5V
-5V
+12V
-12V
CE
R/W
REF
MS1
MS2
MS3
NOTES
2. ALL OTHER CHIPS ARE 7400 SERIES UNLESS OTHERWISE SPECIFIED.
1. ALL MEMORY CHIPS ARE TMS 4050.
WANG
2600
LC HEURISTIC LOGIBLOC
64K X 24 BIT MEMORY BOARD
210-6788
E
6788
7

F-11


WANG
2200 VP
MEMORY CONTROL
210-6789
6789
8



F-13


WANG
2200VP
MINI MATE 4,096-BLOC STACK & PROGRAM COUNTER
700-6791
E
6791
-0
SCHEM-TERMINAL DESIGNATIONS, VIEW FROM BOTTOM (WIRING) SIDE OF CONNECTOR
COMPONENT LAYOUT


WANG
2600
SCHEMATIC LOGIBLOC
ALU
6792
NOTE: ALL CAPS ARE TRUE UNLESS OTHERWISE SPECIFIED.


6793-1
6793-1 CHART
WANG
SCHEMATIC LOGIC
REGISTERS 1 & 0
200-6793
6793



LOCATION	W.L. PART NO.	TERM. NO. ±0V	TERM. NO. +5VR
L1, 3	376-0134	9	—
L2	376-0006	7	14
L4, 5, 6	376-0066	5	—
L7	376-0128	7	14

COMPONENT	W.L. PART NO.
R1, 4	330-2068
R2, 5, 26	336-1014
R3, 6, 11	330-3015
R7, 8	334-0000
R20, 25	330-3022
R12, 18	330-1022
R14	333-0015
R10, R15	336-1022
R16, 17	337-1027
R19	333-0014
R21, 22, 23	330-3010
R27	330-3033
C1	300-3053
C2	300-3055
C3, 4	300-3078
C5-9, 13	300-2022
C10, 11	300-5006
C12, 15	300-4032
C14	300-3010
Q1, 2, 3	375-1052
Q4	375-1053
Q5	375-1024
D1, 2, 10	380-4000
D3-9	380-3008
Z24	330-2018
R9	333-0093
R13	330-3056

LOCATION	TYPE	SPARES
L2	7474	1
L7	7438	1

1. ALL I.C. CHIPS ARE 7400 SERIES UNLESS OTHERWISE SPECIFIED.
* - THESE COMPONENTS MOUNT ON REGULATOR BOARD HEAT SINK.
NOTES

E-REV 2

REVISION	BY	DATE	APPROVED BY	DATE
OP16, FET UNIPOLAR				
ADDED W.O.B.				
REVISED PER ECO # 2272				
ADDED MFR. & MFR. PART NO.				
REVISED PER ECO # 2511				
ADDED MFR. & MFR. PART NO.				
REVISED PER ECO # 2511				
ADDED MFR. & MFR. PART NO.				

QTY.	ITEM	WANG PART NO.	DRAWING NO.	DESCRIPTION
NEXT ASSY.				

WANG LABORATORIES, INC. Lowell, Mass. U.S.A.

BY	DATE	APPROVED BY	DATE
DHH	12-2-76	E ENGR	
CRE	9-9-76	M ENGR	
		MFG ENGR	

MATERIAL — MODEL NO. 2200VP — SEE ENGR. SPECIFICATIONS No. —
FINISH — TOL. EX. AS NOTED

TITLE: REGULATOR

WANG PART NUMBER	SIZE	DRAWING NUMBER	REV.
210-6797	D	6797	5



LOCATION	WL. PT. NO.	VCC	GND
L1,2,3	376-0068	—	—
L4,5	376-0134	—	9
L6	376-0074	—	—
L7	376-0028	14	7
L8	376-0006	14	7
L9	376-0240	3	12

SPARES		
LOCATE	TYPE	SPARES
L7	7403	1
L8	7474	1
L9	LM339A	1

COMPONENT	WL. PT. NO.
Q1,4,3	375-1058
Q2	376-1053
Q5	375-1024
Q6	375-1017

NOTE: ALL COMPONENTS DESIGNATED (*) ARE NOT LOADED

COMPONENT	WL. PT. NO.
R1	324-0001
R2,3,13,14	332-3010
R4,15	336-2068
R5,16,33	336-1014
R6,17,29,49,50	330-3015
R9,20,30,32	330-3683
R10	337-2039
R11,22,34,49	334-5912
R12,21,24,34,	330-3022
R23,25,26,27,37	336-3010
R28	330-3018
R31	330-3009
R36	334-0432
R44,53	330-1027
R42	338-0086
R43,57	336-1022
R45	330-4093
R46	330-2082
R47	334-0033
R48	334-0003
ES1	333-0093
D3THRU 8,17	380-3006
D9,10,11,14,15,16	380-1001
D12	380-4006
D13	380-2129
C19,21,14	300-4022
C10	360-3078
C2	300-3055
C3	300-3021
C59,15,17,20,23,34,35	300-1900
C8,1	300-4018
C16	300-3010
C1	EXTERNAL
C22,25	300-1906
C24,.	300-4032
D1,2	380-3015

COMPONENT	WL. PT. NO.
R1	324-0001
R2,3,13,14	332-3010
R4,15	336-2068
R5,16,33	336-1014
R6,17,29,49,50	330-3015
R9,20,30,32	330-3683
R10	337-2039
R11,22,34,49	334-5912
R12,21,24,34,	330-3022
R23,25,26,27,37	336-3010
R28	330-3018
R31	330-3009
R36	334-0432
R44,53	330-1027
R42	338-0086
R43,57	336-1022
R45	330-4093
R46	330-2082
R47	334-0033
R48	334-0003
ES1	333-0093
D3THRU 8,17	380-3006
D9,10,11,14,15,16	380-1001
D12	380-4006
D13	380-2129
C19,21,14	300-4022
C10	360-3078
C2	300-3055
C3	300-3021
C59,15,17,20,23,34,35	300-1900
C8,1	300-4018
C16	300-3010
C1	EXTERNAL
C22,25	300-1906
C24,.	300-4032
D1,2	380-3015


I/O
6793 REGISTER
6792 ALU
6791 STACK
6790 I.C.
6789 M.C.
6788 CONTROL MEMORY I
6787 CONTROL MEMORY II
6787 DATA MEMORY I
6787 DATA MEMORY II
60 CYCLE 120V
50 CYCLE 220V
COMPONENT
W.L. PART NO
30 PIN CONN.
390-0011
44 PIN CONN.
350-0031
64 PIN CONN.
350-0039
GND BUS*
624-1150
VPH READY ASSY.
624-1194
WANG
2600
MOTHERBOARD
210-6798
E
6798
-A


I/O
6793 REGISTER
6792 ALU
6791 STACK
6790 I.C.
6789 M.C.
6788 CONTROL MEMORY 1
6788 CONTROL MEMORY 2
6787 DATA MEMORY 1
6787 DATA MEMORY 2
J2a - J2b (TYP. 9 BOARDS)
60 CYCLE 115 VAC
50 CYCLE 230V
COMPONENT
W.L. PART NO
30 PIN CONN.
350 - 0011
44 PIN CONN.
350 - 0021
64 PIN CONN.
350 - 0033
CAD BUS
624 - 1134
4 PIN READY ASSY.
624 - 1194
WANG
MOTHERBOARD
210-7498 E 7498 0

F-20



THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC.. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

MILLIMETERS IN PARENTHESIS.
TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.

DO NOT SCALE

INCH LEGEND & TOLERANCES

INCH SPAN	TOLERANCE
.039 - .125	± .002 - .005
.126 - .250	± .003 - .005
.251 - .500	± .005 - .010

SYM	DESCRIPTION	QTY.
2		

ITEM	QTY.	WANG PART NO.	DRAWING NO.	DESCRIPTION
A/R	10	605-0122		TUBING, HEATSHRINK
4	9	654-1006		CABLE TIE
1	8	656-0076R		RING LUG YELLOW
2	7	656-0011R		FASTON TERM YELLOW
2	6	656-0098A		FASTON TERM RED
1	5	605-0012		SLEEVE #2 TUBING 3" LONG
1	4	605-0015		SLEEVE #3 TUBING 20" LONG
1	3	609-0015		SLEEVE #3 TUBING 9" LONG
2	2	620-1005		POWER CORD ROTRON FAN
1	1	810-0114		TRANSFORMER

ECN NO. PENDING 12091

REVISION	DESCRIPTION	BY	DATE
1	PER ECN 6203 SHEETS 1 & 2	VDT	6-11-76
2	PER ECN 5103	VDT	8-11-76
3	PER ECN 5104	VDT	10-14-76

NEXT ASSY. | MATERIAL | FINISH

WANG LABORATORIES, INC.

DWN JD 10/27/76 | CHK | M ENGR | MFG ENGR A.J. 11/1/76

MODEL NO. | SEE ENGINE SPECIFICATIONS

TITLE: TRANSFORMER HARNESS (220 VAC 50 HZ)

WANG PART NUMBER: 270-3065 | SIZE: D | DRAWING NUMBER: 6482-125 | REV: 3

SCALE: FULL | SHT 1 OF 1

6482-125 D

"THIS DRAWING AND THE DATA SHOWN THEREON ARE THE CONFIDENTIAL PROPERTY OF, AND ARE PROPRIETARY TO, WANG LABORATORIES, INC. THEY ARE LOANED SUBJECT TO RETURN ON DEMAND AND ON THE EXPRESS AGREEMENT THAT NEITHER THEY NOR ANY COPY OR EMBODIMENT THEREOF WILL BE USED OR DISCLOSED WITHOUT THE WRITTEN CONSENT OF WANG LABORATORIES, INC. IF YOU ANY REASON THIS DRAWING IS FURNISHED IT WILL BE LOANED, THE PHYSICAL CUSTODY OF THE COMPANY, IT IS RETURNABLE UPON THE DEMAND OF WANG LABORATORIES, INC."

DO NOT SCALE



NOTE:
1. WIRES NOT SPECIFIED LEADS AS 1.
2. OVERALL TOL ± ¼"

659-0075R	3	1	RING LUG	710	YELLOW
659-0098R	2	2	FASTON		RED
910-0131	1	1	TRANSFORMER	C5068-131	
WANG PART NO.	ITEM	QTY	NAME	DESCRIPTION	

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

	BY	DATE	APPROVED BY	DATE
DWN	GS	11/20	E ENGR	
CHK	G.D.	1/4/79	M ENGR	1/5/79
E. C. CONTROL			MFG ENGR	

MATERIAL: MODEL NO. 2200 MVPA; SEE ENGG SPECIFICATIONS No.

FINISH: TOL. DX. AS NOTED; XX = .005 XXX = .005 ANG. ± 1°

TITLE: TRANSFORMER HARNESS 60 Hz

270-3120 | C | 6482-341 | O

WANG PART NUMBER | SIZE | DRAWING NUMBER | REV

SCALE 4/1 | SHT 1 OF 1

166-7869 D

NO	REVISION	DATE	APPROVED
A	CHANGE PER ECO 7-11	2-8	

F-22



SOCKET NO	WIRE COLOR	GAUGE	LENGTH ± 1/2"
1	YELLOW	#14	9 1/2"
2	RED	#14	9 1/2"
3	YELLOW	#14	13 1/2"
4	RED	#14	13 1/2"

PIN NO.	WIRE COLOR	GAUGE	LENGTH ± 1/2"
1	ORANGE	#12	15 5/8"
2	ORANGE	#12	16 3/4"
5	RED	#24	2.5330
6	RED/WHT	#24	2.5330
7	BLUE	#24	2.0000

WANG PART NO	ITEM	QTY	NAME
605-1011	6	1	TY-WRAP I.D. MARKER
600-2092		A/R	WIRE
600-2002		A/R	WIRE
600-2004		A/R	WIRE
600-6130		A/R	WIRE
600-6103		A/R	WIRE
600-6008		A/R	WIRE
600-6002		A/R	WIRE
605-1009	5	1	TY-RAP
654-0475R	4	1	LUG, RING BURNDY
654-1163R	3	4	MATECHOLK SOCKET
656-1195	1	1	SOCKET HOUSING 4 POS

MATERIAL	DESCRIPTION
270-3066	
#24 RED/WHT	
#24 RED	
#24 BLUE	
#12 GA	ORN/BLUE
#12 GA	ORANGE
#14 GA	YELLOW
#14 GA	RED
YELLOW	
14-20 GA	
AMA	

REVISION	BY	DATE	APPROVED BY	DATE
ORIG. PER ECO 2260				
REV PER ECN 2280 & ECN 2288				
REV PER ECO 2459 AND ECO-77				
REV PER ECN 2824 DTD 11-30-77				
REV PER ECN 3015 DTD 2-16-78				
REV PER ECO 3103 DTD 8-10-78				
REV W/O BOM (TOOLING MARK ONLY)				
REVISED PER ECO 3739 DTD 10-13-79				

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

DWN	7/14/76
CHK	
E C CONTROL	
MFG ENGR	10/19/76
M ENGR	
TITLE	HEAT SINK HARNESS (2200 UP)
MATERIAL	
MODEL NO	2200 UP
FINISH	
WANG PART NUMBER	270-3066
SIZE	C
DRAWING NUMBER	6482-126
REV	A
SCALE	
SHT	
OF	
971-1697	D

F-23



LOC	WIRE COLOR	GA	LENGTH	END "A"	END "B"
1	ORANGE	#12	15 1/2"	S&T 1/2"	S&T 1/2"
2	ORANGE	#12	16 1/2"	S&T 1/2"	S&T 1/2"
3	ORN/BLK	#12	9 1/2"	659-0075R	S&T 1/2"
4	RED	#14	9 1/2"	S&T 1/2"	S&T 1/2"
5	RED	#14	13"	S&T 1/2"	S&T 1/2"
6	ORANGE	#18	14 1/2"	S&T 1/2"	S&T 1/2"
7	ORANGE	#18	11 1/2"	S&T 1/2"	S&T 1/2"
8	YELLOW	#16	16 1/2"	S&T 1/2"	S&T 1/2"
9	YELLOW	#16	11 1/2"	S&T 1/2"	S&T 1/2"

WANG PART NO.	ITEM	QTY.	NAME	DESCRIPTION
600-7005		A/R	WIRE	#16GA YELLOW
600-6130		A/R	WIRE	#12 GA ORN/BLK
600-6103		A/R	WIRE	#12GA ORANGE
600-6002		A/R	WIRE	#16GA RED
600-0003		A/R	WIRE	#18GA ORANGE
659-0075R	2	1	RING LUG	#10 YELLOW
605-1004	1	3	TYE WRAP	

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

	BY	DATE	APPROVED BY	DATE
DWN	G	12-7-78	E ENGR	
CHK	G. D.	12/11/78	MFG ENGR	12/12/78

MATERIAL — MODEL NO. 2200 MVPA — SEE ENGR. SPECIFICATIONS No.

FINISH — TOL. EX. AS NOTED: .XX ±, .XXX ±, FRAC. ±, ANGL. ±, FINISH √ — SCALE FULL — SHT 1 OF 1

TITLE: MVPA POWER SUPPLY HEATSINK HARNESS

270-3121 — SIZE D — 6482-378 — REV C

REVISIONS		
ZONE	REVISION	DATE
A	CLOSE PIC POINTS UP	12/11

D 6482-378

F-24


SEE NOTE 15
SEE DETAIL Y-Y
SEE NOTE 19
SEE NOTE 15
SEE NOTE 14
24.80
(FILL / SAND SMOOTH BEFORE PAINTING IF REQ'D)
.50(HEM) 2 PLACES
SEE DETAIL X-X
SEE DETAIL W-W
.38 SQ., 48 PLACES
WANG
CHASSIS, CPU (9 I.O.)



REVISION	BY	DATE	APPROVED BY	DATE
ORG. PER ECN # 8567	JO	11-30-78		
REVISED PER ECN # 8999	LL	12-1-78		

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

DRWN	P.C.	7-1-78	E ENGR	7-1-78
CHK	G.D.	7-1-78	M ENGR	
			MFG ENGR	

MATERIAL —
FINISH
MODEL NO. 2200VP
SEE SPECIFICATIONS
TOL. FR. AS NOTED
SCALE — SHT — OF —

TITLE INTERCONNECTION SCHEMATIC

D6819-999 1

WANG PART NUMBER — DATE — DRAWING NUMBER — REV.

D 6819-999


THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC.. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.
MILLIMETERS IN PARENTHESIS. TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.
DO NOT SCALE
+18V
18VAC-T1
18VAC-T3
-18V
D1
GE A-12R
D2
GE A-12R
D3
GE A-12R
D4
GE A-12R
R1 2.2K
R2 2.2K
10V
SEE LOADING CHART
U1 723
Q4 2N6387 EXTERNAL
+5V PRE-REG.
JUMPER 'C'
+5VR
R3 680Ω
R4 1K
R5 1.5K
R21 180Ω
C1 .0056μf
C3 10μF 15V
R6 2.2K
R7 3.3K
C9 .1μF 50V
7904
WTR
U2 723
Q3 2N5307 EXTERNAL
+12VR
JUMPER 'A'
R22 680Ω
R10 1K
R11 3.3K
R9 2.2K
C7 10μF 25V
C12 22μF 15V
7067-1 7067-2 ONLY
C5 .0056μf
C8 .0056μf
R8 1.5K
C2 .0056μf
LOCATION | W.L. PART NO. | PIN NO. 10V | PIN NO. +5 VR
U1, 2 | 376-0066 | 5
U3, 4 | 376-0134 | 9
U5 | 376-0010 | 7 | 14
I.C. TYPE | LOCATION | SPARE
7904 | U5 | 5
R12 2.37K
R13 2.37K
C6 .1μF MYLAR
U4 LM309
R16 2K
R17 5.11K
C4 .0056μf
Q2 RCA3034
JUMPER 'B'
-12VR
R18 2.2Ω 1W
Q1 2N4234
C10 10μF 35V
C11 10μF 35V
-5VR
R14 2.37K
R15 2.37K
C9 .047μF MYLAR
U3 LM304
R19
R20 2K 1.5K
10V
+5V
COMP. SIDE
WIRING SIDE
+5V PRE-REG.
+12VR
-12VR
+18V
-18V
-5VR
WTR
10V
+5VR
COMPONENT | W.L. PART NO.
R1,2,6,9 | 330-3022
R3,22 | 330-2028
R4,10 | 336-1014
R5,8,20 | 330-3015
R7,11 | 330-3033
R12,19 | 336-1022
R13,R15 | 333-0093
R12,14 | 330-1027
R17 | 333-0088
R18 | 332-1024
R21 | 330-2018
C1,2,5,6 | 300-7505
C3 | 300-6078
C4 | 300-3070
C8,9 | 300-2070
C7,10,11 | 300-6032
C12 | 300-4045
D1,2,3,4 | 380-3008
Q1 | 375-1024
Q2 | 375-1093
Q3,4 | 375-1052
Q1 PAD | 395-9007
LOADING CHART
210-7067 | BASIC LOAD C12 LOAD 335-1052 Q3-123
210-7067-1 | DO NOT LOAD D1, D2 & JUMPER 'A'; CNG. C3 TO A 300-4020-474F; CNG. C7 TO A 300-4045 + 300-43 10μF 335-1055 ON Q3
210-7067-2 | LOADING SAME AS 7067, BUT REMOVE JUMPER 'B'. LOAD 335-1055 ON Q3
7067 JUMPER 'A'
R4
R10
R11
R9
L1
L2
L3
L4
C4
Q1
JUMPER 'B'
JUMPER 'C'
SRPBMLK JNFEDCBA
7067 E-REV 6
7067-1 E-REV 6
7067-2 E-REV 5
WANG LABORATORIES, INC.
MODEL NO. 2200F
SEE ENGG SPECIFICATIONS
MATERIAL
FINISH
TOL. EX. AS NOTED
SCALE
SHT 1 OF 1
BY | DATE | APPROVED BY | DATE
DWN G.B. | 3/29/76 | E ENGR | 4/1/76
CHK G.D. | 4-30-76 | M ENGR
MFG ENGR
TITLE SCHEMATIC POWER SUPPLY REGULATOR
SEE CHART
D 7067 11
WANG PART NUMBER | SIZE | DRAWING NUMBER | REV
QTY. | ITEM | WANG PART NO. | DRAWING NO. | DESCRIPTION
NEXT ASSY.
REVISION | BY | DATE | CHK'D | ECN | P.C.
ORIG. RELEASE | DWN | 4-26-76 | GD | 4-30-76 | 5-12-76 | 5-11-76 | 5-12-76 | 5-11-76 | 5-12-76 | 5-11


THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC. AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.
DIMENSIONS IN PARENTHESIS, TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.
DO NOT SCALE
HOLE LEGEND & TOLERANCES
18VAC T2
18VAC T1
5V SENSE
12 SENSE
5V DRIVE
12V DRIVE
12V RETURN
-12V
12V DRIVE
J.D.
+18V
-18V
-5V
WTR
±0V
+5V RETURN
+5V RETURN
COMPONENTS
C7 300-1926
C6,12 300-1940
C2, 300-4018
C3, 300-3010
C9, 10 300-4032
C8, 11 300-1906
C1, 4, 13 300-1915
C14 300-2147
D1, 2, 3, 4 380-3008
D5, 7, 8, 9, 10, 11, 12 380-1001
D6 380-2149
R1, 2, 7, 8, 9, 15, 34 330-3382
R3, 11, 12, 17, 330-3033
R4, 39 330-2068
R5, 16 336-1014
R6, 13, 26, 36 330-3015
R10, 330-3010
R14, 334-0032
R18, 20, 21 330-5013
R22 330-1027
R24, 35 336-1022
R25 330-3052
R28 330-3018
COMPONENT W.L. PT. NO.
R29 334-0033
R30 330-3083
R32 334-0003
R27 330-4033
R37 337-2039
Q2 375-1052
Q3 375-1053
Q4 375-1017
Q5 375-1024
R23 333-0093
R36 330-2027
R40, 42 330-5010
R41 330-2022
R33 330-0027
LOCATION W.L. PT. NO. Vcc GND
L1, 2 376-0066 — 5
L3, 4 376-0139 — 9
L5 376-0240 — —
L6 376-0074 — —
COMPONENT W.L. PT. NO.
R19 330-3029
R21 330-3011
VARIATION CHART
7156 Q1 375-1052 D1, D3 IN 'C', D' IN C5 10-μf 'A, B' IN
7156-1 375-1035 OUT IN 220-μf — 300-4045 OUT
7156-2 375-1033 OUT OUT 220-μf — 300-4045 OUT
NOTE: FOR USE WITH WANG MONITOR, REMOVE JUMPERS 'A', 'B' AND DIODES 1 & 3.
E-REV 2
7156-R3
WANG LABORATORIES, INC.
MODEL NO. 928, 2240F, 2210, 2234
TITLE R.S REGULATOR WITH FOLD BACK
210-7156 D 7156 6


WANG
2236
10,80X24 CRT, PRINTER
7150


7158-R4
WANG
2236
30,80X24 CRT PRINTER
7158
6


WANG
INTERACTIVE TERMINAL
7292


7292
R6
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32
C33
C34
C35
C36
C37
C38
C39
C40



COMPONENT	W.L. PART NO.	QTY
CONNECTOR	350-0021	2
CONNECTOR	350-0039	2
CONNECTOR	350-0011	2
J1	350-1038	1
J2	350-1031	1
J3	220-3014	1
J5	654-1194	1
J6	654-1196	1
J3 I.C. PAD	376-9017	

THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

DIMENSIONS IN PARENTHESIS. TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.

DO NOT SCALE

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

MODEL NO. 2236

TITLE INTERACTIVE TERMINAL W.S. MOTHERBOARD

210-7293 | D | 7293 | 3



THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

DIMENSIONS IN PARENTHESIS, TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.

DO NOT SCALE

IC LOCATION	WANG L. PART NO.	30V
L1	376-0160	1
L2	376-0239	5
L3	376-0261	13

COMP.	WANG PART NO.
C1,24	300-3006
C2,18,12	300-3009
C3	300-1820
C6,11,20	300-8036
C5	300-2215
C7	300-3033
C8,17	300-1912
C9	300-1470
C12	300-2418
C13	300-1716
C14,23	300-2243
C16	300-2570
C15,28	300-1018
C19	300-3010
C21,33	300-1918
C22	300-4000
C27	300-2419
C15	300-2416
Q1	375-1012
Q2	375-1056
Q3	375-1027
Q4	375-1057
T1	910-1001
R1,	330-0074

VARIATION CHART		
COMP.	7256	7256-1
R2	320-9063	320-8016
C31	300-2412	300-2418
C30	300-2412	300-2417
R19	320-3068	320-4017
C18	300-2247	364-2418
R3	320-0011	324-0005
FERRITE	376-0005	334-0035
HOR. YOKE	320-0012	320-0077
PWR BACK	310-1567	316-1566

E-REV 7256 2

E-REV 7256-1 2

REVISION	BY	DATE	APPROVED BY	DATE
ORIGINATED PER ECN # 6012				
REVISED PER ECN # 6096				
REVISED PER ECN # 6127				
REVISED PER ECN # 6127				
REVISED PER ECN # 6127				
REVISED PER ECN # 6127				
REVISED PER ECN # 6127				
REVISED PER ECN # 6127				
REVISED PER ECN # 6127				
REVISED PER ECN # 6127				

QTY.	ITEM	WANG PART NO.	DRAWING NO.	DESCRIPTION
NEXT ASSY.				

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

MATERIAL

FINISH

MODEL NO. 9" & 12" WANG MONITOR
SEE ENGR. SPECIFICATIONS

TOL. EX. AS NOTED
.XX ± .010 ANG. ± 1°
.XXX ± .005 ANG. ± 30'

BY	DATE	APPROVED BY	DATE
DWN DR	11-5-76	E ENGR [illegible]	11-7-76
CHK [illegible]	11-8-76	M ENGR	
		MFG ENGR	

TITLE ELECTRONICS FOR 9" AND 12" MONITOR

SIZE D | DRAWING NUMBER 7256 | REV 9

SEE CHART



COMP	W.L.PT. NO.
R1,2,3	930-2047
C1	300-1047
Q1	375-1014

HOLE LEGEND

DRILLED OR PUNCHED HOLE TOLERANCES:	HOLE DIA.	TOL.
	.0135 to .125	±.005 .003
	.126 to .250	±.005 .003
	.251 to .500	±.005 .003

IDENT.	DESCRIPTION	QTY.
A		



E. REV
1

B 7258

NO.	REVISION	BY	DATE
0	ORIGINATED PER DWR # E370 APPD: [illegible]	CRA	7-20-77
1	REVISED PER ENG # R/A 1-30-77 APPD: [illegible]	BR	8-8-77

WANG PART NO.	ITEM	QTY.	NAME
Qty. Per Unit	FIRST USED ON	ASSY USED ON	

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

MATERIAL	MODEL NO. WANG MONITOR
	SEE ENGRG SPECIFICATIONS No.
FINISH	TOL. EX. AS NOTED XX ± .010 FRAC. ± 1/64 XXX ± .005 ANG. ± 1°30' FINISH 125
	SCALE 2/1 SHT 1 OF 1

MATERIAL	DESCRIPTION

BY	DATE	APPROVED BY	DATE
DWN EBA	7-20-77	E ENGR [illegible]	9-30-77
CHK		M ENGR	
E. C. CONTROL		MFG ENGR	

TITLE: BLANKING CKT

WANG PART NUMBER	SIZE	DRAWING NUMBER	REV.
210-7258	B	7258	1



LOCATION	W.L. PART NO.	GND. PIN
L1	376-0066	5

COMPONENT	W.L. PART NO.
R1	330-1056
R2	334-0017
R3	330-3022
R4	336-1014
R5	330-3033
C1	300-5CC6
C2	300-4022
D1, D2	380-3008
SW1.	325-2112
FUSE	360-1006
FUSE HOLDER	360-0006
C3	300-3078
V1	380-5001
Q1 SOCKET	375-9022
Q2	375-1026

THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

MILLIMETERS IN PARENTHESIS. TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.

DO NOT SCALE

HOLE LEGEND & TOLERANCES

SYM.	DESCRIPTION	QTY.
A		

REVISION	BY	DATE
ORIGINATED PER ECN #1	ZK	11-4-77
APP. DISAPPROVED	GD	11-4-77
REVISED PER ECN #2	ZK	11-22-77
REVISED PER ECN #3	ZK	12-5-77
REVISED PER ECN #4	ZK	12-8-77

DRWN	BY	DATE	APPROVED BY	DATE
		7-14-77	E ENGR R. Solomon	12-9-77
CHK		12-8-77	M ENGR	
			MFG ENGR	

WANG LABORATORIES, INC.

MATERIAL

FINISH

MODEL NO. 9" & 12" CRT

SEE DRAWING SPECIFICATIONS

TITLE REGULATOR

210-7455 | D | 7455 | 4

WANG PART NUMBER | SIZE | DRAWING NUMBER | REV

E-REV 1



COMPONENTS NOT LOADED FOR 7456-2	
R9,10,40	330-2047
R11	331-2010
R11	380-1022
R12	357-3012
R44	330-1047
C3	300-7906
C15	300-4022
Q5	375-1014
Q2	375-1056
D4,10	380-1001
C82	300-1047
Q1	375-1012

COMP.	W. L. PART No.
R3	330-3022
R5,37	330-3047
R6	330-3018
R16	330-3010
R4, 39, 44	330-1047
R6	330-2016
R9, 10, 40	330-2047
R12	357-3012
R13	333-1056
R15	336-1019
R16, 21, 38	330-3010
R17, 21	330-2022
R21	331-2010
R30	330-3068
R30	330-5022
R11	380-1022
R22	330-4022
R23	330-4015
R24	336-1031
R25	337-0022
R26	336-1012
R28	331-0031
R29	330-5027
R31	330-6042
R32	330-2018
R16, 28	336-1020
R34	333-0047
R35	336-1018
R36	339-1018
R7	323-1033
R41	330-4027
R42	330-4018
D1	380-2226
D2	380-4000
D3	380-2091
D5, 7	380-3009
D6, 9	380-3010
D8	380-5012
D4, 10	380-1001
E1	320-0034
R43	330-4068

SC. LOCATION	W. L. PART No.	QTY
L1	376-0160	1
L2	376-0239	5
L3	376-0261	13

E-REV 7456	E-REV 7456-1	E-REV 7456-2
3	3	3

REVISIONS	BY	DATE	APPROVED BY	DATE
DWN	G.D.	8-31-77	E ENGR R.Solomon	10-21-77
CHK	G.D.	10-21-77	M. ENGR	
			MFG ENGR	

WANG LABORATORIES, INC.

MODEL NO. 9" & 12" WANG MONITOR

WIRE ELECTRONICS FOR 9" AND 12" MONITOR

SEE CHART | D | 7456 | 5



WANG Nº	WP/N	COUNTRY	JUMPERS 5	7	8	MOD. Nº
D-6289-0017	271-1161	SWEDISH	B,E	5,6		92B
D-6289-0018	271-1162	GERMAN	D	7		92B
D-6289-0019	271-1163	UNITED KINGDOM	—	—		92B
D-6289-0020	271-1157	NORWEGIAN	B,D	5,7		92B
D-6289-0021	271-1158	AZERTY	A,E	6-8		92B
D-6289-0022	271-1159	NETHERLANDS	E	6		92B
D-6427-0014	271-1166	GREEK/LATIN	—	—		2236
D-6427-0015	271-1167	CYRILLIC/LATIN	—	—		2236
D-6427-0016	271-1168	SWISS/FRENCH	—	—		2236
D-6427-0017	271-1169	UNITED KINGDOM	—	—		2236
D-6427-0018	271-1170	NETHERLANDS	—	—		2236
D-6427-0019	271-1171	NORWEGIAN	—	—		2236
D-6427-0020	271-1172	SWISS/GERMAN	—	—		2236
D-6427-0021	271-1173	AZERTY	—	—		2236
D-6427-0022	271-1174	GERMAN	—	—		2236
D-6427-0023	271-1175	SWEDISH	—	—		2236

WANG LABORATORIES, INC.	BY	DATE	APPROVED BY	DATE
MATERIAL	MODEL NO. SEE CHART				
FINISH		TITLE W. S. KEYBOARD			
		210-7229	D	7229	0


NOTES:
1. FOR LOCATION OF ITEMS 15,16 & 17 SEE LOADING SKETCH & SCHEMATIC OF 7229 P.C. BOARD.
HOLE LEGEND & TOLERANCES
THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.
MILLIMETERS IN PARENTHESIS. TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.
DO NOT SCALE
RESET
EDIT
BACK SPACE
ERASE
HALT
CTNUE
RETURN
CLEAR
LOAD
RUN
SHIFT
LOCK
F.N.
SEE PL 6621-090
REF
WANG LABORATORIES, INC.
MODEL NO. 2286
SEE ENGRG SPECIFICATIONS ES 1001
KEYBOARD & BEARING PLATE ASSY
271-1130
D
6621-090
2
DRWN S.E.M 10-7-77
CHK
ENGR
MFG ENGR DPG 5/19/21
QTY/1
REVISIONS
QTY PER UNIT W/ITEM
REV PER ECN #472
REV 11-9-78 RSM



MOTOROLA VIDEO PCB SCHEMATIC



MOTOROLA DISPLAY INTERCONNECTION DIAGRAM


J1
CAMBION 703-5153-101-03-16
24-PIN SOCKET
20-08592-13
FOR CODES SEE 36-0803
22-04051-000
SCHEMATIC
key tronic corporation
35-1852
ETCH TIE AS SHOWN
DO NOT INSTALL


WANG LABORATORIES INC.
TEWKSBURY, MASS.
SCHEMATIC LOGIBLOC 6541-2
DISK CONTROL
D 6541-2
MODELS: 2230/40/42/43/60
SEE DWG. D6541 FOR 6541 AND 6541-10
SIGNAL-TERMINAL DESIGNATIONS, VIEW FROM BOTTOM (WIRING) SIDE OF CONNECTOR
CONN.1
CONN.2
CONN.3
J1
6541-2 R4
L1,2 376-0010
L3,5,10 376-0028
L4 SWITCH 325-1503-1-8
L6,7,8 376-0056
L11,12 376-0148
L13 376-0006
L14 376-0002
L15 376-0093
L9A 376-0003
COMPONENT W.L. PART No.
R1,2,3,24 330-2018
R4,5,6,7,8,9,10,11 330-3010
J1 350-2096
R18,38-46 330-3022
R63 330-3067
C1,2,3,4,5,6,7 300-1903
C8,9 300-4022
F-43


COMPONENT LAYOUT
6561 IR2
J1
WANG
CONN.1
CONN.2
CONN.3
SIGNAL-TERMINAL DESIGNATIONS, VIEW FROM BOTTOM (WIRING) SIDE OF CONNECTOR
LOCATION | W.L. PART No. | +5V No. | +12V No.
L4C | 377-0156 | — | 24
L1,2 | 376-0128 | 7 | 14
L3,4 | 376-0151 | 12 | 5
L6,7 | 376-0119 | 8 | 16
L8,12 | 376-0006 | 7 | 14
L9 | 376-0016 | 7 | 14
L10 | 376-0010 | 7 | 14
L11 | 376-0002 | 7 | 14
L13,44,48 | 376-0055 | 7 | 14
L14,19,20 | 376-0104 | 8 | 16
L15,16 | 376-0148 | 7 | 14
L17 | 376-0036 | 7 | 14
L18 | 376-0028 | 7 | 14
L4C SKT. | 376-9003 | — | —
COMPONENT | W.L. PART NO.
R1, 14, 31, 33-43 | 330-3022
R3-8, 12, 15, 32 | 330-3010
R9 | 330-4047
R10, 16, 2022-29 | 330-3047
R11 | 330-2022
R13, 30 | 330-2039
R17, 19 | 330-4012
R18 | 330-4018
R21, 44-51 | 330-3068
C 2, 18, 19, 20 | 300-4022
C3, 6, 8, 9 | 300-5004
C4 | 300-5006
C5, 10 | 300-1470
C7 | 300-2035
C11-17 | 300-1909
SW. 1 CAP | 325-9047
SW. 1 | 325-1503
J1 | 350-1025
HOLE LEGEND
WANG LABORATORIES, INC.
SEE CHART
6561 IR2
SCHEMATIC LOGIBLOC 6541
DOUBLE BUFFERD TYPEWRITER/PLOTTER
210-6561
D
6561
4



COMPONENT	W.L. PART NO.
R1	330-6028
R2	330-2069
R3,4,5,9,10	330-3047
R6	330-2060
R7	330-3010
R8	330-2033
C1-8	300-1930
C9	300-9047
C10	300-4000
C11	300-1903
C12	300-1220
C13-20	300-1900
C21,22,23	300-4028
D1	380-2052
XTAL	321-0015
J1	376-9002

LOCATION	W.L. PART NO.	TOTAL NO. IC'S	TYP. NO. VOLTAGE
L1,16,20	376-0010	7	16
L2	376-0126	1	0
L3,5,14,15,16	376-0193	8	16
L4	377-0375	4	24
L6	376-0016	7	14
L6,11	376-0008	8	16
L7,18,19	376-0094	8	16
L8,13,20	376-0119	8	16
L9,10	376-0006	7	14
L17	376-0049	8	16
L21	376-2015R6	12	24
L22-25	377-0065	9	16
L22-25	376-9008		
L21	376-9003		
L4	376-9015		

LOCATION	TYPE	SPARES
L1	7404	1
L2	7446	1
L18	7404	2
L24	74174	1

NOTES:
1. ALL CAPS ARE 7400 SERIES UNLESS OTHERWISE SPECIFIED.

DRAWN	
CHECKED	
ENGR	
MFG	
MODEL NO	22278
TITLE	A-SYNC T.C.
	210-6730 E 6730 9



LOCATION	W.L. PART NO.	QTY	TERMINAL No. TO BE STRIPPED
L1	376-0051	7	16
L2	376-0006	7	16
L3	376-0009	11	4
L4,6	376-0081	7	16
L5, L8	376-0008	7	14
L7,8	376-0048	7	16
L9	376-0010	7	14
L10	376-0086	7	14
L11-15	376-0187		
L14	376-0082	7	16
L16	376-0131	9	16

COMPONENT	W.L. PART NO.
SW 1	385-1805
J2	380-2097
J1	380-2098
R1-R3,23,27-29	330-3047
R11	333-0017
R12-22,24-26	330-1047
C1	300-5006
C2-5	300-1903
C6,7	300-4022
C8	300-1113
D1-4	380-0001
D5,6	380-1001
RT 1,2	320-0047

TYPE	LOC.	QT.
7408	C6	1
7417	C5A	2


PRELIMINARY
WANG
7042



I.C. LOCATION	W.L. NO.	TERM. FOR ±0V	TERM. FOR VCC +5VR
L1, 2	376-0119	8	16
L3	376-0104	8	16
L4, 5	376-0006	7	14
L6	376-0056	7	14
L7, 8	376-0148	7	14
L9	376-0028	7	14
L10	376-0010	7	14
L11	376-0125	7	14

COMPONENT	W.L. NO.
R1-14, 17-19	330-1038
R15, 16	330-4033
C1, 4, 5	300-1906
C2, 3	300-5004
C6, 7	300-4022
C8-12	300-1903
SW1	325-1503
SW1-CAP	325-9047
J1 CONN.	350-1038

I.C. TYPE	LOCATION	SPARES
7407	L6	3
7403	L9	2
7404	L10	2
7427	L11	2

HOLE LEGEND

IDENT	DESCRIPTION	QTY
A		

CONN. 1 / CONN. 2 / CONN. 3

SIGNAL + TERMINATING DESIGNATIONS VIEW FROM BOTTOM (WIRING) SIDE OF CONNECTOR

COMP. SIDE — WIRING SIDE

REVISION	BY	DATE	APPROVED
A	CHANGED PWR DIST & CONN.	F.S.S.	10-17-78	
B	REVISED PER ECO 7079	F.S.S.	4-5-79	
C	REVISED PER ECO 7079	F.S.S.	5-4-79	

E-REV: 0

WANG PART NO.	ITEM	QTY.	NAME	MATERIAL	DESCRIPTION

WANG LABORATORIES, INC. — MATERIAL — FINISH

MODEL NO. 2221-W

	BY	DATE	APPROVED BY	DATE
DWN	F.S.S.	10-17-78	E ENGR	P.E.P.	4/4/79
CHK	G.D.	4/4/79	M ENGR		
E C CONTROL			MFG ENGR		

TITLE: SCHEMATIC LOGIBLOC MATRIX PRINTER CONTROLLER

210-7079 | D | 7079 | 1


SIGNAL-TERMINAL DESIGNATIONS, VIEW FROM BOTTOM (WIRING) SIDE OF CONNECTOR
COMPONENT LAYOUT
WANG
2209B
1600 BPI 9 TRACK TAPE DRIVE CONTROLLER PCB
210-7141
E
7141
5



LOCATION	TYPE	SPARES
L20	7405	2
L21	7404	1
L22	7405	2
L23	7404	3
L24	7474	1
L25	7400	2
L26	7432	2

COMPONENT	W.L. PART No.
C1	300-1903
C2,44	300-4000
C3	300-4002
C4-8	300-1930
C12-19	300-1931
C20,43	300-1870
C21-41	300-1900
R1,2	330-2047
R3-7,26,35	330-3010
R8,9	330-1011
R10-17	330-3022
R18-25	330-3033
R27-34	330-3022
C42-44	300-4022
Q1	376-0002
Q2	375-1030
J1	376-9002
XTAL	321-0006

LOCATION	W.L. PART No.	TOTAL NO IN SYS	TOTAL NO. IN BOARD
L1,2	376-0019	8	16
L3-10	377-0319	18	
L11,27	376-0092	8	16
L18,13	376-0106	8	16
L14,15	376-0160	8	16
L16,34	376-0082	8	16
L17,18,19	376-0087	8	16
L28	376-0081	7	14
L21,25	376-0010	7	14
L22,24	376-0011	18	5
L23	376-0016	7	14
L26,28,33,32	376-0023	8	16
L30	376-0097	8	16
L31	376-0092	7	14
L33	376-0902	7	14
L35	376-0093	7	14
L36	376-0176	7	14
L3-10	376-9014		

COMPONENT LAYOUT

WANG — MODEL NO. 2209A

210-7142 E-7142 1

400 BPI 9 TRACK TAPE MEMORY DAUGHTER BOARD



F-51



LOCATION	TYPE	SPARES
L3	7408	1
L11	7413366	2
L21	7404	1

LOCATION	W.L. PART NO.	SIGNALINC 20V	SIGNALINC VOLTAGE
L1	376-0093	7	14
L2	376-0081	7	14
L3,30,42	376-0082	8	16
L4,5	376-0094	8	16
L6,43	376-0005	11	4
L7	376-0006	7	14
L8	376-0126	1	0
L9,10	376-0002	7	14
L10	376-0049	8	16
L11,12,13,14,17	376-0193	8	16
L14,15	376-0119	8	16
L18A,21	376-0070	7	14
L19,20	376-0006	8	16
L22-29,34-41	377-0314	18	
L32	377-0092	4	24
L33	376-0178	7	14
L22-29,34-41	376-9014		
L31	376-0011	16	8
L32	376-9013		

| | | |


WANG
7016A
MASTER DISK MUX
210-7287
7287
J1
7287 R3
COMPONENT LAYOUT



F-54



F-55


PRELIMINARY
WANG LABORATORIES, INC.
TITLE PRINTER D.S.K. CONTROLLER
210-7342 D 7342
DATA STROBE
NOTES-
1. ALL RESISTORS 2.2KΩ 1/4W UNLESS OTHERWISE SPECIFIED
SEE SHEET #2
DO NOT SCALE



I.C. LOCATION	TYPE	W.L. NO.
L2	7404	376-0040
L3,10	7432	376-0083
L3,6	74175	376-0119
L7,8,14,15	8097	376-0176
L9,17,28	7401	376-0056
L11,15,21,23	74LS266	376-0148
L12,22	8 BANK ROCKER SW	325-1303
L16	9602	376-0104
L18	7406	376-0053
L19	74LS74	376-0155
L24,26	7474	376-0006
L25	7403	376-0026
L29	7400	376-0002

COMPONENT	TYPE	W.L. NO.
R1-34,37-43	2.2K Ω 10% 1/4W	330-3022
R35,44	33K Ω 10% 1/4W	330-4033
C1,5	220pf 500V 5% NPO	300-5004
C2	.001μf 500V 10% RE	300-1906
C3,4	1000pf 100V 5% NPO	300-5006
C6-15	.03μf 12V +80% -20	300-1900

REVISION	BY	DATE	APPROVED BY	DATE
ORIGINATED PER ENGR'G SPEC. A1901			E ENGR	
REVISED PER ECN # 10547 APP'D:			M ENGR	
			MFG ENGR	

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

MATERIAL — MODEL NO. 2201

SEE ENGRG SPECIFICATIONS

FINISH

TITLE: PRINTER DISC CONTROLLER

210-7342 | D | 7342 | 1

WANG PART NUMBER | SIZE | DRAWING NUMBER | REV

D 7342


WANG LABORATORIES, INC.
MATERIAL
MODEL NO. 22C12
FINISH
210-7486
D
7486
10 MEG DISK CONTROLLER MOTHER BOARD
ECN
R8
R9
T4(2D7)
RQ,RC,R7 (1G1)
R12
R11
TB(2D4)
R15
R14
R13
R14 (2EH)
R15 (2DH)
00
LOAD AUX
1024
T4 (2D6)
CNTRLG3 (2E4)
CNTRLG2 (2A4)
CNTRLG1 (2F4)
CNTRLG1
T1-5 (2E7)
R10
RTN
SB
FE
KD
PUP
RT
RTP
PG
C7
C6
C5
C4
C3
C2
C1
C0
CO-C7 (2GH)
330pf
470Ω
2.2K
4.7K
1K
SEE SH. 3 FOR REV.


WANG LABORATORIES, INC.
10 MEG DISK CONTROLLER MOTHERBOARD
210-7456
D 7486
ECN
NO. PENDING

"THIS DRAWING AND THE DATA SHOWN THEREON ARE THE CONFIDENTIAL PROPERTY OF AND ARE PROPRIETARY TO WANG LABORATORIES, INC. THIS DRAWING AND THE DATA SHOWN THEREON MAY NOT BE MADE PUBLIC WITHOUT THE WRITTEN CONSENT OF WANG LABORATORIES, INC. THIS DRAWING IS LOANED SUBJECT TO THE AGREEMENT THAT IT WILL NOT BE COPIED OR REPRODUCED IN WHOLE OR IN PART, NOR USED IN ANY WAY DETRIMENTAL TO THE INTEREST OF THE COMPANY. IT IS TO BE RETURNED UPON THE DEMAND OF WANG LABORATORIES, INC."

DO NOT SCALE

REF. 350-1027

REF. 350-1027

CONN. 4 MTD. CKT. SIDE

I.C. LOCATION	TYPE	W.L. NO.
L1,6,35	7474	376-0006
L2	74C	376-0063
L3,23,37	7400	376-0002
L5,32,36,53,56	7404	376-0016
L6	7476	376-0007
L10,41	NOT USED	
L7-9,11	74LS244	376-0288
L12,20,26,35	7473	376-0005
L13,19	74181	376-0095
L15,27,28,42,43,55	74153	376-0048
L16,18,21,38,45,54	7432	376-0053
L17	9321	376-0096
L15,40,44	7408	376-0081
L22,47	7411	376-0154
L24	LM339	376-9246
L25	SPARE	
L29,44	74157	376-0082
L30,31	74LS266	376-0146
L34	7451	376-0012
L39	74164	376-0152
L48,49	74155	376-0049
L50,51	7403	376-0020
L52	7402	376-0013
L57,58	7420	376-0038

LOCATION	TYPE	SPARES
L2	7410	1
L3	7400	1
L4	7474	1
L5	7438	1
L22	7411	2
L24	LM339	2
L45	7432	3
L46	7406	1

COMPONENT	TYPE	W.L. NO.
R1,3,11,13,22, L23,24	2.5K	330-2522
R2,10	475Ω	330-2047
R4,6	220Ω	330-2022
R5	180Ω	330-2018
R7	1.5K	330-2015
R8	4.7K	330-2347
R9	27K	330-4027
R14	275Ω	330-2027
R15	100Ω	330-2010
R17	1.5K	330-2515
R16	1.5K	330-2515
R15	100K	330-4010
R22	47Ω	330-2047
SIP1	10 PIN 9 RES	330-0697
SIP2	4.7K	330-2347
C1	.002μf	300-1913
C4	1μf	300-1925
C5	1μf	300-1925
C6,7,8,12	1μf	300-1925
C9-C19	.05μf	300-1927
C20,C21	15μf 20V TA.	300-1950
C22	330 pF	300-1950

COMPONENT	TYPE	W.L. NO.
D1,3	5V	340-1201
D2	INDICATOR 7.2K	350-2049
SW1	DIP SWITCH	325-1503
XTAL	10 MHZ	321-0008
T1	21.2222 MHz	375-1005
J1,J2	57405-50	350-1027
J3	14 PIN SOCKET	376-0124
CONN. 1	261-1933-00	350-2009

J1

±0V	1	2	
	3	4	WCDB
	5	6	RCLK1
	7	8	SM
	9	10	RDAT
	11	12	RG
	13	14	WTCK
	15	16	
	17	18	STB
	19	20	RSRW
	21	22	TA256
	23	24	TA9
	25	26	TA8
	27	28	TA7
	29	30	FR
	31	32	LA7
	33	34	TA2
	35	36	TA32
	37	38	TA64
	39	40	TA16
	41	42	TM

J3

	00	1	PUP
	R9	2	KD
	R15	3	R10
	R14	4	RTP
	CAPM	5	LOAD AUX
	CNTRLG1	6	PG
	FE	7	RT
	R11	8	RDG

J2

±0V	1	2	
	3	4	HS
	5	6	TA128
	7	8	DS
	9	10	
	11	12	DKSTB
	13	14	RSTRB
	15	16	WG
	17	18	EG
	19	20	
	21	22	SELECT1
	23	24	SELECT2
	25	26	
	27	28	
	29	30	
	31	32	
	33	34	
	35	36	
	37	38	
	39	40	
	41	42	
	43	44	
	45	46	
	47	48	
	49	50	
	51	52	
	53	54	
	55	56	
	57	58	
	59	60	
	61	62	
	63	64	
	65	66	
	67	68	
	69	70	
	71	72	

CONN. 1

+5VR	A	1	+5VR
	B	2	
±0V	C	3	±0V
	D	4	
ABI	E	5	AB2
AB4	F	6	AB3
AB5	H	7	
OB5	J	8	
AB6	K	9	
	L	10	
IB7	M	11	
IB8	N	12	
IB5	P	13	IB5
IB6	R	14	
IB4	S	15	IB1
IB2	T	16	IB1

COMP. SIDE — WIRING SIDE

CONN. 3

OB1	A	1	IB5
OB2	B	2	
OB3	C	3	PRMB
OB4	D	4	CPB
OB5	E	5	CB5
OB6	F	6	AB6
OB7	H	7	AB7
OB8	J	8	AB8
OB5	K	9	
RB	L	10	
	M	11	-12V
-12V	N	12	±0V
±0V	P	13	+5VR
+5VR	R	14	+12V
+12V	S	15	

CONN. 4

8	1	2	1024
RI3	3	4	R12
WTG	5	6	
	7	8	ESG
C4	9	10	C0
C5	11	12	C1
C6	13	14	C2
C3	15	16	C7
RCLK	17	18	RDDA
	19	20	
	21	22	
	23	24	WCD
	25	26	R8
MO	27	28	M3
RO	29	30	R3
AO	31	32	M1
M2	33	34	R1
R2	35	36	A1
±0V	37	38	±0V
A4	39	40	A5
AD9	41	42	
	43	44	RA
TOI	45	46	T4
+5VR	47	48	+5VR
+5VR	49	50	+5VR
M4	51	52	M7
R4	53	54	R7
CRC	55	56	M5
M6	57	58	R5
R6	59	60	A2
A3	61	62	A6
A7	63	64	T4-6
AST	65	66	
	67	68	T8
10MHZ	69	70	
+12V	71	72	-12V

MNEMONIC	COORD.
A0, A7	1G6
ABI-AB8	2C11
ABS	2C11
ADS	1G8
AST	2G8
CO-C7	1K1
CAPM	2A5
CBS	2A7
CNTRLG1	1A5
CPB	2A8
CRC	1G8
DKSTB	2G1
DS	2E1
ES	2F1
ESG	2G2
FE	1C1
FR	1G9
HS	2E1
IB1-IB8	2B1
IBS	2F1
IM	2G6
LA7	1B1
LA7	2B5
LOAD AUX	1A8
MD-M7	1G2

MNEMONIC	COORD.
OB1-OB8	2G9
OBS	2A6
OG	1A10
PG	1A1
PRMB	2D11
PUP	1B1
RO-R7	1G2
R8	1F11
R9	1E11
R10	1A3
R11,12	1C11
R13-15	1B11
RA	2D11
RB	2B1
RCLK	2G5
RCLK1	2G5
RDAT	2G6
RDDA	2G4
RDG	2G3
RG	2E1
RSTDR	2G8
RSRW	2G8
RT	1B1
RTP	1B1
SELECT1	2A1
SELECT2	2E1
STB	2G5
SM	2G6

MNEMONIC	COORD.
TA1-TA128	2D1
TA256	2E1
TOI	2A4
T4	2A9
T4-6	2A4
T8	2A6
WCD	2G2
WCDB	2G1
WG	2A5
WTCK	2G5
WTG	2G2
5	2D11
10 MH Z	2D11
1024	1A7

ECN NO. 11884 PENDING

C9-C19 .05μf C20 C21

J1 J2

±0V 1 2 3 4 5 6 7 8 9 10 11 12

+5VR 13 14 15 16 17 18

15μf 20V TA. 15μf 20V TA.

E-REV. 4

REVISION	BY	DATE	APPROVED	DATE
ECO M1				
ECO M2				
ECO M3				
ECO M4				
ECO M5				
ECO M6				
ECO M7				
ECO M8				
ECO M9				
ECO M10				
ECO M11				
ECO M12				
ECO M13				
ECO M14				
ECO M15				
ECO M16				
ECO M17				
ECO M18				
ECO M19				
ECO M20				
ECO M21				
ECO M22				
ECO M23				
ECO M24				
ECO M25				
ECO M26				
ECO M27				
ECO M28				
ECO M29				
ECO M30				
ECO M31				
ECO M32				
ECO M33				
ECO M34				
ECO M35				
ECO M36				
ECO M37				
ECO M38				
ECO M39				
ECO M40				
ECO M41				
ECO M42				
ECO M43				
ECO M44				
ECO M45				
ECO M46				
ECO M47				
ECO M48				
ECO M49				
ECO M50				
ECO M51				
ECO M52				
ECO M53				
ECO M54				
ECO M55				
ECO M56				
ECO M57				
ECO M58				
ECO M59				
ECO M60				
ECO M61				
ECO M62				
ECO M63				
ECO M64				
ECO M65				
ECO M66				
ECO M67				
ECO M68				
ECO M69				
ECO M70				
ECO M71				
ECO M72				
ECO M73				
ECO M74				
ECO M75				
ECO M76				
ECO M77				
ECO M78				
ECO M79				
ECO M80				
ECO M81				
ECO M82				
ECO M83				
ECO M84				
ECO M85				
ECO M86				
ECO M87				
ECO M88				
ECO M89				
ECO M90				
ECO M91				
ECO M92				
ECO M93				
ECO M94				
ECO M95				
ECO M96				
ECO M97				
ECO M98				
ECO M99				
ECO M100				

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

		BY	DATE	APPROVED BY	DATE
MATERIAL	MODEL NO. 22012	DWN F.S.S	5-24-79	E. ENGR DILLON	6/6/79
	SEE ENGR. SPECIFICATIONS No.	CHK G.D.	6-6-79	M. ENGR	
FINISH	TOL. EX. AS MARKED			MFG ENGR	

TITLE 10 MEG DISK CONTROLLER MOTHER BOARD

MATERIAL	FINISH	SIZE	110-7486	D	7496	S
			WANG PART NUMBER	SIZE	DRAWING NUMBER	REV


WANG LABORATORIES, INC.
MODEL NO. 2200
10MEG DISK CONTROLLER DAUGHTER BOARD
219-7511
D
7937
9
REVISION
SEE INT 3
LOAD AUX
L5 2911
L6 2911
L8 74193
L9 74193
L7 74193
L10 2708
L11 74LS377
L2 2708
L3 74LS377
L15 9321
L20 2114
L21 2114
L22 74LS377
L23 74LS244
L31 74157
L40 7404
L13 7404
L18 2911
Q1 7905
-12V
-5V
+5VR
+10V
-10V
RS
RTH
KD
RT
PG
PUP
FE
CAPM
1024
RDG(2B7)
A0 - A7 (2A9)
C0 - C7 (2C11)
M0 - M7 (2A10)
R0 - R3 (2F11)
R7 (2E11)
T4 (1C11)
T0 (2G7)(1E7)
T0 (1G2)
T3-7
T4 (1G6)
ADI (2G5)
STW (2F9)



THIS DRAWING AND THE DATA SHOWN THEREON ARE THE CONFIDENTIAL PROPERTY OF AND ARE PROPRIETARY TO WANG LABORATORIES, INC. THIS DRAWING AND THE DATA SHOWN THEREON MAY NOT BE MADE PUBLIC WITHOUT THE EXPRESS CONSENT OF WANG LABORATORIES, INC. IF FOR ANY REASON THIS DRAWING IS PERMITTED BY WANG TO LEAVE THE PHYSICAL CUSTODY OF THE COMPANY, IT IS RETURNABLE UPON THE DEMAND OF WANG LABORATORIES, INC.

DO NOT SCALE

WANG LABORATORIES, INC.	BY	DATE	APPROVED BY	DATE
MATERIAL	DWN		E ENGR	
MODEL NO. 2260C	CHK		M ENGR	
SEE ENGR. SPECIFICATIONS			MFG ENGR	
FINISH	TITLE: 10MEG DISK CONTROLLER LAUGHTER BOARD			
	210-7487A	D	7487	9

MNEMONIC	COSPDINATE
A0-A7	2A6
AD9	1G4
AST	2E11
C8-C7	1A4
CAPM	1G11
CNT RLG1	2E11
CRC	2E1
ESG	2G9
FE	1G11
KD	1B11
LOAD AUX	1G6
M0-M7	1F2
PG	1F11
PUP	1G11
R0-15	1G9
R CLK	2D11
RDDA	2D11
RDG	2G10
R3	1E11
RT	1F11
RTP	1C11
T4	1C11
T8	1A6
T01	1G3
T3-7	1A6
WCD	2G3
WTG	2G9
E Ø	1A7
8	2C3
1024	1F11
10 MH2	2G7



LOCATION	W. L. PART No	TYPE
L1, 3, 22	376-0313	74LS377
L2, 10	SEE CHART	2708
L4	376-0097	74195
L5, 6, 18	377-0347	2911
L7, 8, 9, 28	376-0053	74193
L11, 17, 35	376-0007	7476
L12, 29, 36	376-0093	7432
L13, 16, 40	376-0010	7404
L14, 25, 37	376-0002	7400
L15	376-0096	9321
L19	376-0288	74LS244
L20, 21	377-0341	2114
L23, 26	376-0081	7408
L24	376-0250	9401
L27	376-0003	7410
L30	376-0047	74151
L31, 33, 43, 45	376-0082	74157
L32, 44	376-0138	74298
L34, 38	376-0006	7474
L39	376-0016	7402
L41	376-0125	7427
L42	376-0102	74164

J1



SIGNAL TERMINAL DESIGNATIONS, VIEW FROM BACK (WIRING) SIDE OF CONNECTOR



210 = 203 + 377 OR 376				
MOD II	203	210	L2	L10
2260C 10 MEG	7487	7487A	376-0210-R5	376-0211-R5
2260C 5 MEG	7487	7487B	376-0212-R5	376-0213-R5
2260C 2.5 MEG	7487	7487C	376-0214-R5	376-0215 R5

IC TYPE	LOCATION	SPARE
7400	L37	3
	L14	1
7402	L39	1
7404	L40	5
7432	L12	2
9321	L15	1

COMPONENT	W.L. PART No.	TYPE
R1-5,7-9	330-4022	2.2K ¼W 10%
R6	331-4010	10K
C1	300-4000	1MF 35V (T)
C2,3,16	300-4022	15MF 20V (T)
C4-15	300-1900	.05MF CER
Q1	374-0002	7905 REG
L2,10	376-9003	SOCKET 24 PIN
L20-21	376-9014	SOCKET 18 PIN
L24	376-9001	SOCKET 14 PIN
J1	376-9002A	SOCKET 16 PIN
L5,6,18	376-9020	SOCKET 20 PIN



E-RLV

REVISION	BY	DATE	APPROVED BY	DATE
A	ORG. REL. APP'D Malvine	7/15/76		
B	REVISED PER ECN 9376 APP'D Malvine	8/13/76		
C	REVISED PER ECN 9376 APP'D Malvine	9/13/76		
D	REVISED PER ECN 9376 APP'D Malvine	10/13/76		
E	REVISED PER ECN 9376 APP'D Malvine	11/15/76		
F	REVISED PER ECN 9376 APP'D Malvine	12/13/76		
G	REVISED PER ECN 9376 APP'D Malvine	1/13/77		
H	REVISED PER ECN 9376 APP'D Malvine	2/15/77		
J	REVISED PER ECN 9376 APP'D Malvine	3/15/77		
K	REVISED PER ECN 9376 APP'D Malvine	4/13/77		
L	REVISED PER ECN 9376 APP'D Malvine	5/13/77		
M	REVISED PER ECN 9376 APP'D Malvine	6/13/77		
N	REVISED PER ECN 9376 APP'D Malvine	7/13/77		
P	REVISED PER ECN 9376 APP'D Malvine	8/15/77		
R	REVISED PER ECN 9376 APP'D Malvine	9/13/77		
S	REVISED PER ECN 9376 APP'D Malvine	10/13/77		
T	REVISED PER ECN 9376 APP'D Malvine	11/15/77		
U	REVISED PER ECN 9376 APP'D Malvine	12/13/77		
V	REVISED PER ECN 9376 APP'D Malvine	1/13/78		
W	REVISED PER ECN 9376 APP'D Malvine	2/15/78		
X	REVISED PER ECN 9376 APP'D Malvine	3/15/78		
Y	REVISED PER ECN 9376 APP'D Malvine	4/13/78		
Z	REVISED PER ECN 9376 APP'D Malvine	5/13/78		
AA	REVISED PER ECN 9376 APP'D Malvine	6/13/78		
AB	REVISED PER ECN 9376 APP'D Malvine	7/13/78		
AC	REVISED PER ECN 9376 APP'D Malvine	8/15/78		
AD	REVISED PER ECN 9376 APP'D Malvine	9/13/78		
AE	REVISED PER ECN 9376 APP'D Malvine	10/13/78		
AF	REVISED PER ECN 9376 APP'D Malvine	11/15/78		
AG	REVISED PER ECN 9376 APP'D Malvine	12/13/78		
AH	REVISED PER ECN 9376 APP'D Malvine	1/13/79		
AJ	REVISED PER ECN 9376 APP'D Malvine	2/15/79		
AK	REVISED PER ECN 9376 APP'D Malvine	3/15/79		
AL	REVISED PER ECN 9376 APP'D Malvine	4/13/79		
AM	REVISED PER ECN 9376 APP'D Malvine	5/13/79		
AN	REVISED PER ECN 9376 APP'D Malvine	6/13/79		
AP	REVISED PER ECN 9376 APP'D Malvine	7/13/79		
AR	REVISED PER ECN 9376 APP'D Malvine	8/15/79		
AS	REVISED PER ECN 9376 APP'D Malvine	9/13/79		
AT	REVISED PER ECN 9376 APP'D Malvine	10/13/79		
AU	REVISED PER ECN 9376 APP'D Malvine	11/15/79		
AV	REVISED PER ECN 9376 APP'D Malvine	12/13/79		
AW	REVISED PER ECN 9376 APP'D Malvine	1/13/80		
AX	REVISED PER ECN 9376 APP'D Malvine	2/15/80		
AY	REVISED PER ECN 9376 APP'D Malvine	3/15/80		
AZ	REVISED PER ECN 9376 APP'D Malvine	4/13/80		
BA	REVISED PER ECN 9376 APP'D Malvine	5/13/80		
BB	REVISED PER ECN 9376 APP'D Malvine	6/13/80		
BC	REVISED PER ECN 9376 APP'D Malvine	7/13/80		
BD	REVISED PER ECN 9376 APP'D Malvine	8/15/80		
BE	REVISED PER ECN 9376 APP'D Malvine	9/13/80		
BF	REVISED PER ECN 9376 APP'D Malvine	10/13/80		
BG	REVISED PER ECN 9376 APP'D Malvine	11/15/80		
BH	REVISED PER ECN 9376 APP'D Malvine	12/13/80		
BJ	REVISED PER ECN 9376 APP'D Malvine	1/13/81		
BK	REVISED PER ECN 9376 APP'D Malvine	2/15/81		
BL	REVISED PER ECN 9376 APP'D Malvine	3/15/81		
BM	REVISED PER ECN 9376 APP'D Malvine	4/13/81		
BN	REVISED PER ECN 9376 APP'D Malvine	5/13/81		
BP	REVISED PER ECN 9376 APP'D Malvine	6/13/81		
BR	REVISED PER ECN 9376 APP'D Malvine	7/13/81		
BS	REVISED PER ECN 9376 APP'D Malvine	8/15/81		
BT	REVISED PER ECN 9376 APP'D Malvine	9/13/81		
BU	REVISED PER ECN 9376 APP'D Malvine	10/13/81		
BV	REVISED PER ECN 9376 APP'D Malvine	11/15/81		
BW	REVISED PER ECN 9376 APP'D Malvine	12/13/81		
BX	REVISED PER ECN 9376 APP'D Malvine	1/13/82		
BY	REVISED PER ECN 9376 APP'D Malvine	2/15/82		
BZ	REVISED PER ECN 9376 APP'D Malvine	3/15/82		
CA	REVISED PER ECN 9376 APP'D Malvine	4/13/82		
CB	REVISED PER ECN 9376 APP'D Malvine	5/13/82		
CC	REVISED PER ECN 9376 APP'D Malvine	6/13/82		
CD	REVISED PER ECN 9376 APP'D Malvine	7/13/82		
CE	REVISED PER ECN 9376 APP'D Malvine	8/15/82		
CF	REVISED PER ECN 9376 APP'D Malvine	9/13/82		
CG	REVISED PER ECN 9376 APP'D Malvine	10/13/82		
CH	REVISED PER ECN 9376 APP'D Malvine	11/15/82		
CJ	REVISED PER ECN 9376 APP'D Malvine	12/13/82		
CK	REVISED PER ECN 9376 APP'D Malvine	1/13/83		
CL	REVISED PER ECN 9376 APP'D Malvine	2/15/83		
CM	REVISED PER ECN 9376 APP'D Malvine	3/15/83		
CN	REVISED PER ECN 9376 APP'D Malvine	4/13/83		
CP	REVISED PER ECN 9376 APP'D Malvine	5/13/83		
CR	REVISED PER ECN 9376 APP'D Malvine	6/13/83		
CS	REVISED PER ECN 9376 APP'D Malvine	7/13/83		
CT	REVISED PER ECN 9376 APP'D Malvine	8/15/83		
CU	REVISED PER ECN 9376 APP'D Malvine	9/13/83		
CV	REVISED PER ECN 9376 APP'D Malvine	10/13/83		
CW	REVISED PER ECN 9376 APP'D Malvine	11/15/83		
CX	REVISED PER ECN 9376 APP'D Malvine	12/13/83		
CY	REVISED PER ECN 9376 APP'D Malvine	1/13/84		
CZ	REVISED PER ECN 9376 APP'D Malvine	2/15/84		
DA	REVISED PER ECN 9376 APP'D Malvine	3/15/84		
DB	REVISED PER ECN 9376 APP'D Malvine	4/13/84		
DC	REVISED PER ECN 9376 APP'D Malvine	5/13/84		
DD	REVISED PER ECN 9376 APP'D Malvine	6/13/84		
DE	REVISED PER ECN 9376 APP'D Malvine	7/13/84		
DF	REVISED PER ECN 9376 APP'D Malvine	8/15/84		
DG	REVISED PER ECN 9376 APP'D Malvine	9/13/84		
DH	REVISED PER ECN 9376 APP'D Malvine	10/13/84		
DJ	REVISED PER ECN 9376 APP'D Malvine	11/15/84		
DK	REVISED PER ECN 9376 APP'D Malvine	12/13/84		
DL	REVISED PER ECN 9376 APP'D Malvine	1/13/85		
DM	REVISED PER ECN 9376 APP'D Malvine	2/15/85		
DN	REVISED PER ECN 9376 APP'D Malvine	3/15/85		
DP	REVISED PER ECN 9376 APP'D Malvine	4/13/85		
DR	REVISED PER ECN 9376 APP'D Malvine	5/13/85		
DS	REVISED PER ECN 9376 APP'D Malvine	6/13/85		
DT	REVISED PER ECN 9376 APP'D Malvine	7/13/85		
DU	REVISED PER ECN 9376 APP'D Malvine	8/15/85		
DV	REVISED PER ECN 9376 APP'D Malvine	9/13/85		
DW	REVISED PER ECN 9376 APP'D Malvine	10/13/85		
DX	REVISED PER ECN 9376 APP'D Malvine	11/15/85		
DY	REVISED PER ECN 9376 APP'D Malvine	12/13/85		
DZ	REVISED PER ECN 9376 APP'D Malvine	1/13/86		
EA	REVISED PER ECN 9376 APP'D Malvine	2/15/86		
EB	REVISED PER ECN 9376 APP'D Malvine	3/15/86		
EC	REVISED PER ECN 9376 APP'D Malvine	4/13/86		
ED	REVISED PER ECN 9376 APP'D Malvine	5/13/86		
EE	REVISED PER ECN 9376 APP'D Malvine	6/13/86		
EF	REVISED PER ECN 9376 APP'D Malvine	7/13/86		
EG	REVISED PER ECN 9376 APP'D Malvine	8/15/86		
EH	REVISED PER ECN 9376 APP'D Malvine	9/13/86		
EJ	REVISED PER ECN 9376 APP'D Malvine	10/13/86		
EK	REVISED PER ECN 9376 APP'D Malvine	11/15/86		
EL	REVISED PER ECN 9376 APP'D Malvine	12/13/86		
EM	REVISED PER ECN 9376 APP'D Malvine	1/13/87		
EN	REVISED PER ECN 9376 APP'D Malvine	2/15/87		
EP	REVISED PER ECN 9376 APP'D Malvine	3/15/87		
ER	REVISED PER ECN 9376 APP'D Malvine	4/13/87		
ES	REVISED PER ECN 9376 APP'D Malvine	5/13/87		
ET	REVISED PER ECN 9376 APP'D Malvine	6/13/87		
EU	REVISED PER ECN 9376 APP'D Malvine	7/13/87		
EV	REVISED PER ECN 9376 APP'D Malvine	8/15/87		
EW	REVISED PER ECN 9376 APP'D Malvine	9/13/87		
EX	REVISED PER ECN 9376 APP'D Malvine	10/13/87		
EY	REVISED PER ECN 9376 APP'D Malvine	11/15/87		
EZ	REVISED PER ECN 9376 APP'D Malvine	12/13/87		
FA	REVISED PER ECN 9376 APP'D Malvine	1/13/88		
FB	REVISED PER ECN 9376 APP'D Malvine	2/15/88		
FC	REVISED PER ECN 9376 APP'D Malvine	3/15/88		
FD	REVISED PER ECN 9376 APP'D Malvine	4/13/88		
FE	REVISED PER ECN 9376 APP'D Malvine	5/13/88		
FF	REVISED PER ECN 9376 APP'D Malvine	6/13/88		
FG	REVISED PER ECN 9376 APP'D Malvine	7/13/88		
FH	REVISED PER ECN 9376 APP'D Malvine	8/15/88		
FJ	REVISED PER ECN 9376 APP'D Malvine	9/13/88		
FK	REVISED PER ECN 9376 APP'D Malvine	10/13/88		
FL	REVISED PER ECN 9376 APP'D Malvine	11/15/88		
FM	REVISED PER ECN 9376 APP'D Malvine	12/13/88		
FN	REVISED PER ECN 9376 APP'D Malvine	1/13/89		
FP	REVISED PER ECN 9376 APP'D Malvine	2/15/89		
FR	REVISED PER ECN 9376 APP'D Malvine	3/15/89		
FS	REVISED PER ECN 9376 APP'D Malvine	4/13/89		
FT	REVISED PER ECN 9376 APP'D Malvine	5/13/89		
FU	REVISED PER ECN 9376 APP'D Malvine	6/13/89		
FV	REVISED PER ECN 9376 APP'D Malvine	7/13/89		
FW	REVISED PER ECN 9376 APP'D Malvine	8/15/89		
FX	REVISED PER ECN 9376 APP'D Malvine	9/13/89		
FY	REVISED PER ECN 9376 APP'D Malvine	10/13/89		
FZ	REVISED PER ECN 9376 APP'D Malvine	11/15/89		
GA	REVISED PER ECN 9376 APP'D Malvine	12/13/89		
GB	REVISED PER ECN 9376 APP'D Malvine	1/13/90		
GC	REVISED PER ECN 9376 APP'D Malvine	2/15/90		
GD	REVISED PER ECN 9376 APP'D Malvine	3/15/90		
GE	REVISED PER ECN 9376 APP'D Malvine	4/13/90		
GF	REVISED PER ECN 9376 APP'D Malvine	5/13/90		
GG	REVISED PER ECN 9376 APP'D Malvine	6/13/90		
GH	REVISED PER ECN 9376 APP'D Malvine	7/13/90		
GJ	REVISED PER ECN 9376 APP'D Malvine	8/15/90		
GK	REVISED PER ECN 9376 APP'D Malvine	9/13/90		
GL	REVISED PER ECN 9376 APP'D Malvine	10/13/90		
GM	REVISED PER ECN 9376 APP'D Malvine	11/15/90		
GN	REVISED PER ECN 9376 APP'D Malvine	12/13/90		
GP	REVISED PER ECN 9376 APP'D Malvine	1/13/91		
GR	REVISED PER ECN 9376 APP'D Malvine	2/15/91		
GS	REVISED PER ECN 9376 APP'D Malvine	3/15/91		
GT	REVISED PER ECN 9376 APP'D Malvine	4/13/91		
GU	REVISED PER ECN 9376 APP'D Malvine	5/13/91		
GV	REVISED PER ECN 9376 APP'D Malvine	6/13/91		
GW	REVISED PER ECN 9376 APP'D Malvine	7/13/91		
GX	REVISED PER ECN 9376 APP'D Malvine	8/15/91		
GY	REVISED PER ECN 9376 APP'D Malvine	9/13/91		
GZ	REVISED PER ECN 9376 APP'D Malvine	10/13/91		
HA	REVISED PER ECN 9376 APP'D Malvine	11/15/91		
HB	REVISED PER ECN 9376 APP'D Malvine	12/13/91		
HC	REVISED PER ECN 9376 APP'D Malvine	1/13/92		
HD	REVISED PER ECN 9376 APP'D Malvine	2/15/92		
HE	REVISED PER ECN 9376 APP'D Malvine	3/15/92		
HF	REVISED PER ECN 9376 APP'D Malvine	4/13/92		
HG	REVISED PER ECN 9376 APP'D Malvine	5/13/92		
HH	REVISED PER ECN 9376 APP'D Malvine	6/13/92		
HJ	REVISED PER ECN 9376 APP'D Malvine	7/13/92		
HK	REVISED PER ECN 9376 APP'D Malvine	8/15/92		
HL	REVISED PER ECN 9376 APP'D Malvine	9/13/92		
HM	REVISED PER ECN 9376 APP'D Malvine	10/13/92		
HN	REVISED PER ECN 9376 APP'D Malvine	11/15/92		
HP	REVISED PER ECN 9376 APP'D Malvine	12/13/92		
HR	REVISED PER ECN 9376 APP'D Malvine	1/13/93		
HS	REVISED PER ECN 9376 APP'D Malvine	2/15/93		
HT	REVISED PER ECN 9376 APP'D Malvine	3/15/93		
HU	REVISED PER ECN 9376 APP'D Malvine	4/13/93		
HV	REVISED PER ECN 9376 APP'D Malvine	5/13/93		
HW	REVISED PER ECN 9376 APP'D Malvine	6/13/93		
HX	REVISED PER ECN 9376 APP'D Malvine	7/13/93		
HY	REVISED PER ECN 9376 APP'D Malvine	8/15/93		
HZ	REVISED PER ECN 9376 APP'D Malvine	9/13/93		
JA	REVISED PER ECN 9376 APP'D Malvine	10/13/93		
JB	REVISED PER ECN 9376 APP'D Malvine	11/15/93		
JC	REVISED PER ECN 9376 APP'D Malvine	12/13/93		
JD	REVISED PER ECN 9376 APP'D Malvine	1/13/94		
JE	REVISED PER ECN 9376 APP'D Malvine	2/15/94		
JF	REVISED PER ECN 9376 APP'D Malvine	3/15/94		
JG	REVISED PER ECN 9376 APP'D Malvine	4/13/94		
JH	REVISED PER ECN 9376 APP'D Malvine	5/13/94		
JJ	REVISED PER ECN 9376 APP'D Malvine	6/13/94		
JK	REVISED PER ECN 9376 APP'D Malvine	7/13/94		
JL	REVISED PER ECN 9376 APP'D Malvine	8/15/94		
JM	REVISED PER ECN 9376 APP'D Malvine	9/13/94		
JN	REVISED PER ECN 9376 APP'D Malvine	10/13/94		
JP	REVISED PER ECN 9376 APP'D Malvine	11/15/94		
JR	REVISED PER ECN 9376 APP'D Malvine	12/13/94		
JS	REVISED PER ECN 9376 APP'D Malvine	1/13/95		
JT	REVISED PER ECN 9376 APP'D Malvine	2/15/95		
JU	REVISED PER ECN 9376 APP'D Malvine	3/15/95		
JV	REVISED PER ECN 9376 APP'D Malvine	4/13/95		
JW	REVISED PER ECN 9376 APP'D Malvine	5/13/95		
JX	REVISED PER ECN 9376 APP'D Malvine	6/13/95		
JY	REVISED PER ECN 9376 APP'D Malvine	7/13/95		
JZ	REVISED PER ECN 9376 APP'D Malvine	8/15/95		
KA	REVISED PER ECN 9376 APP'D Malvine	9/13/95		
KB	REVISED PER ECN 9376 APP'D Malvine	10/13/95		
KC	REVISED PER ECN 9376 APP'D Malvine	11/15/95		
KD	REVISED PER ECN 9376 APP'D Malvine	12/13/95		
KE	REVISED PER ECN 9376 APP'D Malvine	1/13/96		
KF	REVISED PER ECN 9376 APP'D Malvine	2/15/96		
KG	REVISED PER ECN 9376 APP'D Malvine	3/15/96		
KH	REVISED PER ECN 9376 APP'D Malvine	4/13/96		
KJ	REVISED PER ECN 9376 APP'D Malvine	5/13/96		
KK	REVISED PER ECN 9376 APP'D Malvine	6/13/96		
KL	REVISED PER ECN 9376 APP'D Malvine	7/13/96		
KM	REVISED PER ECN 9376 APP'D Malvine	8/15/96		
KN	REVISED PER ECN 9376 APP'D Malvine	9/13/96		
KP	REVISED PER ECN 9376 APP'D Malvine	10/13/96		
KR	REVISED PER ECN 9376 APP'D Malvine	11/15/96		
KS	REVISED PER ECN 9376 APP'D Malvine	12/13/96		
KT	REVISED PER ECN 9376 APP'D Malvine	1/13/97		
KU	REVISED PER ECN 9376 APP'D Malvine	2/15/97		
KV	REVISED PER ECN 9376 APP'D Malvine	3/15/97		
KW	REVISED PER ECN 9376 APP'D Malvine	4/13/97		
KX	REVISED PER ECN 9376 APP'D Malvine	5/13/97		
KY	REVISED PER ECN 9376 APP'D Malvine	6/13/97		
KZ	REVISED PER ECN 9376 APP'D Malvine	7/13/97		
LA	REVISED PER ECN 9376 APP'D Malvine	8/15/97		
LB	REVISED PER ECN 9376 APP'D Malvine	9/13/97		
LC	REVISED PER ECN 9376 APP'D Malvine	10/13/97		
LD	REVISED PER ECN 9376 APP'D Malvine	11/15/97		
LE	REVISED PER ECN 9376 APP'D Malvine	12/13/97		
LF	REVISED PER ECN 9376 APP'D Malvine	1/13/98		
LG	REVISED PER ECN 9376 APP'D Malvine	2/15/98		
LH	REVISED PER ECN 9376 APP'D Malvine	3/15/98		
LJ	REVISED PER ECN 9376 APP'D Malvine	4/13/98		
LK	REVISED PER ECN 9376 APP'D Malvine	5/13/98		
LL	REVISED PER ECN 9376 APP'D Malvine	6/13/98		
LM	REVISED PER ECN 9376 APP'D Malvine	7/13/98		
LN	REVISED PER ECN 9376 APP'D Malvine	8/15/98		
LP	REVISED PER ECN 9376 APP'D Malvine	9/13/98		
LR	REVISED PER ECN 9376 APP'D Malvine	10/13/98		
LS	REVISED PER ECN 9376 APP'D Malvine	11/15/98		
LT	REVISED PER ECN 9376 APP'D Malvine	12/13/98		
LU	REVISED PER ECN 9376 APP'D Malvine	1/13/99		
LV	REVISED PER ECN 9376 APP'D Malvine	2/15/99		
LW	REVISED PER ECN 9376 APP'D Malvine	3/15/99		
LX	REVISED PER ECN 9376 APP'D Malvine	4/13/99		
LY	REVISED PER ECN 9376 APP'D Malvine	5/13/99		
LZ	REVISED PER ECN 9376 APP'D Malvine	6/13/99		
MA	REVISED PER ECN 9376 APP'D Malvine	7/13/99		
MB	REVISED PER ECN 9376 APP'D Malvine	8/15/99		
MC	REVISED PER ECN 9376 APP'D Malvine	9/13/99		
MD	REVISED PER ECN 9376 APP'D Malvine	10/13/99		
ME	REVISED PER ECN 9376 APP'D Malvine	11/15/99		
MF	REVISED PER ECN 9376 APP'D Malvine	12/13/99		
MG	REVISED PER ECN 9376 APP'D Malvine	1/13/00		
MH	REVISED PER ECN 9376 APP'D Malvine	2/15/00		
MJ	REVISED PER ECN 9376 APP'D Malvine	3/15/00		
MK	REVISED PER ECN 9376 APP'D Malvine	4/13/00		
ML	REVISED PER ECN 9376 APP'D Malvine	5/13/00		
MM	REVISED PER ECN 9376 APP'D Malvine	6/13/00		
MN	REVISED PER ECN 9376 APP'D Malvine	7/13/00		
MP	REVISED PER ECN 9376 APP'D Malvine	8/15/00		
MR	REVISED PER ECN 9376 APP'D Malvine	9/13/00		
MS	REVISED PER ECN 9376 APP'D Malvine	10/13/00		
MT	REVISED PER ECN 9376 APP'D Malvine	11/15/00		
MU	REVISED PER ECN 9376 APP'D Malvine	12/13/00		
MV	REVISED PER ECN 9376 APP'D Malvine	1/13/01		
MW	REVISED PER ECN 9376 APP'D Malvine	2/15/01		
MX	REVISED PER ECN 9376 APP'D Malvine	3/15/01		
MY	REVISED PER ECN 9376 APP'D Malvine	4/13/01		
MZ	REVISED PER ECN 9376 APP'D Malvine	5/13/01		
NA	REVISED PER ECN 9376 APP'D Malvine	6/13/01		
NB	REVISED PER ECN 9376 APP'D Malvine	7/13/01		
NC	REVISED PER ECN 9376 APP'D Malvine	8/15/01		
ND	REVISED PER ECN 9376 APP'D Malvine	9/13/01		
NE	REVISED PER ECN 9376 APP'D Malvine	10/13/01		
NF	REVISED PER ECN 9376 APP'D Malvine	11/15/01		
NG	REVISED PER ECN 9376 APP'D Malvine	12/13/01		
NH	REVISED PER ECN 9376 APP'D Malvine	1/13/02		
NJ	REVISED PER ECN 9376 APP'D Malvine	2/15/02		
NK	REVISED PER ECN 9376 APP'D Malvine	3/15/02		
NL	REVISED PER ECN 9376 APP'D Malvine	4/13/02		
NM	REVISED PER ECN 9376 APP'D Malvine	5/13/02		
NN	REVISED PER ECN 9376 APP'D Malvine	6/13/02		
NP	REVISED PER ECN 9376 APP'D Malvine	7/13/02		
NR	REVISED PER ECN 9376 APP'D Malvine	8/15/02		
NS	REVISED PER ECN 9376 APP'D Malvine	9/13/02		
NT	REVISED PER ECN 9376 APP'D Malvine	10/13/02		
NU	REVISED PER ECN 9376 APP'D Malvine	11/15/02		
NV	REVISED PER ECN 9376 APP'D Malvine	12/13/02		
NW	REVISED PER ECN 9376 APP'D Malvine	1/13/03		
NX	REVISED PER ECN 9376 APP'D Malvine	2/15/03		
NY	REVISED PER ECN 9376 APP'D Malvine	3/15/03		
NZ	REVISED PER ECN 9376 APP'D Malvine	4/13/03		
PA	REVISED PER ECN 9376 APP'D Malvine	5/13/03		
PB	REVISED PER ECN 9376 APP'D Malvine	6/13/03		
PC	REVISED PER ECN 9376 APP'D Malvine	7/13/03		
PD	REVISED PER ECN 9376 APP'D Malvine	8/15/03		
PE	REVISED PER ECN 9376 APP'D Malvine	9/13/03		
PF	REVISED PER ECN 9376 APP'D Malvine	10/13/03		
PG	REVISED PER ECN 9376 APP'D Malvine	11/15/03		
PH	REVISED PER ECN 9376 APP'D Malvine	12/13/03		
PJ	REVISED PER ECN 9376 APP'D Malvine	1/13/04		
PK	REVISED PER ECN 9376 APP'D Malvine	2/15/04		
PL	REVISED PER ECN 9376 APP'D Malvine	3/15/04		
PM	REVISED PER ECN 9376 APP'D Malvine	4/13/04		
PN	REVISED PER ECN 9376 APP'D Malvine	5/13/04		
PP	REVISED PER ECN 9376 APP'D Malvine	6/13/04		
PR	REVISED PER ECN 9376 APP'D Malvine	7/13/04		
PS	REVISED PER ECN 9376 APP'D Malvine	8/15/04		
PT	REVISED PER ECN 9376 APP'D Malvine	9/13/04		
PU	REVISED PER ECN 9376 APP'D Malvine	10/13/04		
PV	REVISED PER ECN 9376 APP'D Malvine	11/15/04		
PW	REVISED PER ECN 9376 APP'D Malvine	12/13/04		
PX	REVISED PER ECN 9376 APP'D Malvine	1/13/05		
PY	REVISED PER ECN 9376 APP'D Malvine	2/15/05		
PZ	REVISED PER ECN 9376 APP'D Malvine	3/15/05		
QA	REVISED PER ECN 9376 APP'D Malvine	4/13/05		
QB	REVISED PER ECN 9376 APP'D Malvine	5/13/05		
QC	REVISED PER ECN 9376 APP'D Malvine	6/13/05		
QD	REVISED PER ECN 9376 APP'D Malvine	7/13/05		
QE	REVISED PER ECN 9376 APP'D Malvine	8/15/05		
QF	REVISED PER ECN 9376 APP'D Malvine	9/13/05		
QG	REVISED PER ECN 9376 APP'D Malvine	10/13/05		
QH	REVISED PER ECN 9376 APP'D Malvine	11/15/05		
QJ	REVISED PER ECN 9376 APP'D Malvine	12/13/05		
QK	REVISED PER ECN 9376 APP'D Malvine	1/13/06		
QL	REVISED PER ECN 9376 APP'D Malvine	2/15/06		
QM	REVISED PER ECN 9376 APP'D Malvine	3/15/06		
QN	REVISED PER ECN 9376 APP'D Malvine	4/13/06		
QP	REVISED PER ECN 9376 APP'D Malvine	5/13/06		
QR	REVISED PER ECN 9376 APP'D Malvine	6/13/06		
QS	REVISED PER ECN 9376 APP'D Malvine	7/13/06		
QT	REVISED PER ECN 9376 APP'D Malvine	8/15/06		
QU	REVISED PER ECN 9376 APP'D Malvine	9/13/06		
QV	REVISED PER ECN 9376 APP'D Malvine	10/13/06		
QW	REVISED PER ECN 9376 APP'D Malvine	11/15/06		
QX	REVISED PER ECN 9376 APP'D Malvine	12/13/06		
QY	REVISED PER ECN 9376 APP'D Malvine	1/13/07		
QZ	REVISED PER ECN 9376 APP'D Malvine	2/15/07		
RA	REVISED PER ECN 9376 APP'D Malvine	3/15/07		
RB	REVISED PER ECN 9376 APP'D Malvine	4/13/07		
RC	REVISED PER ECN 9376 APP'D Malvine	5/13/07		
RD	REVISED PER ECN 9376 APP'


PRELIMINARY
WANG LABORATORIES, INC.
2260 B/C
210-7488
D
7488
6
ECN
CONTROLLER
MOTHERBOARD


PRELIMINARY
ECN 11887
WANG LABORATORIES INC.
MODEL NO. 2260 B/C
DISK/NUX CONTROLLER MOTHER BOARD
210-7486 D 7486 6
D 7486



COMPONENT	W.L. PART NO.	TYPE
Q1	375-1005	2N2222A
J4	350-0029 M	72 PIN CONN.
D1,3	380-1001	SIL. DIODE
D2	380-2048	IN5230 ZENER
J1,2	350-2097	50 PIN CONN.
J3	350-2096	34 PIN CONN.
J5	376-9024	16 PIN CONN.
SIP1	333-0867	330/220 Ω RES.
SIP2,3	333-0813	470 RES.
R1,2,16,19-24,28	330-3022	2.2K ¼W 10%
R8,10,11,25-27	330-2047	470Ω
R3,5	330-2022	220Ω
R4	330-2018	180Ω
R7	330-4027	27K
R6	330-3018	1.8K
R9	330-3047	4.7K
R11	330-2010	100Ω
R15	330-3033	3.3K
R14	330-3015	1.5K
R13	330-2010	100K ¼W 10%
C1	300-1913	.002 μF
C7	300-1303	.01 μF
C20	300-1120	330 pF
C2	300-1016	10 pF
C3,18,19	300-4022	15 μF 20V TANT
C6,8	300-1906	.001 μF
C4,5	300-4045	220 μF 15V TANT
C9-17	300-1300	.05 μF 12V
XTAL	321-0006	10 MHz
RIB	330-1047	47Ω ¼W 10%

LOCATION	W.L. PART NO	TYPE
L1,24,25,37,40,51	376-0048	74153
L2,20,34	-0002	7400
L3,22,30	-0006	7474
L4,29,33,49,52	-0010	7404
L5	-0007	7406
L6,7,8,9	-0288	74LS244
L10,17,23,32	-0005	7473
L11,12	-0099	74181
L13,15,16,35,50	-0093	7432
L14	-0096	9321
L16,37,42	-0081	7408
L19,43	-0194	7411
L21	-0240	LM339
L26,41	-0082	74157
L36	-0102	74164
L44,45	-0049	74155
L46,47	-0028	7403
L48	-0016	7402
L53,54	-0138	74298
L31	376-0012	7451
L27,28		SPARES
L38	NOT USED	

LOCATION	TYPE	SPARES
L2	7400	1
L4	7404	2
L5	7432	1
L13	7411	2
L21	LM339	2
L22	7474	1
L42	7408	1

CONN. 4			
B	1	1024	2
R13	3	R12	4
WPE	5		6
	7	ESG	8
C4	9	C8	10
C5	11	C1	12
C6	13	C2	14
C3	15	C7	16
WCLK	17	ADDB	18
	19		20
	21		22
	23	WCD	24
	25	R8	26
M0	27	M3	28
R0	29	R3	30
A0	31	M1	32
M2	33	R1	34
R2	35	A1	36
+5V	37	+5V	38
A4	39	A5	40
AD9	41		42
	43	RA	44
TA1	45	TA	46
+5VR	47	+5VR	48
+5VR	49	+5VR	50
M4	51	M7	52
R4	53	R7	54
CRC	55	M6	56
M5	57	R5	58
R6	59	A6	60
A3	61	A2	62
A7	63	TA-A	64
ADT	65		66
	67	TA	68
RAMHE	69		70
+12V	71	-12V	72

| REVISIONS | | |


WORD READY (2C7) (2D4)
SRW (2E6)
FR
HEAD SELECT (2F1)
REIN (2H1) OBSC (2A5) ERROR (2D9)
CPDC (2A9)
SCM (2E6)
M0-M7 (2A2)
R0-R7 (1E11), (2E11), (2G4)
SET CAR
CAPM (2B6)
CAB
CH+4
C7
C6
C5
C4
C3
C2
C1
C0
C0-C7 (2G11)
RETURN
SET CAR
CNTRLG3 (2E4)
CNTRLG2 (2H4)
CNTRLG1 (2F4)
CNTRLG1
LOAD AUX
1024
RTN
FE
KD
PUP
RT
RTP
PG
WANG LABORATORIES, INC.
MATERIAL
FINISH
MODEL NO 1230
TITLE 10 MHz Z-80 CONTROLLER MOTHERBOARD
D 7686


WANG LABORATORIES, INC.
MODEL NO. 2260C
10 MEG DISK CONTROLLER MOTHERBOARD
210-7686
D
7686
1
SEE DWG FOR REV.
DO NOT SCALE
74153
74298
74164
74LS244
74LS244
74LS244
74LS244
74LS261
74LS261
74LS261
74LS261
LM339
LM339
2N2222A
IN5230
74123
74123
74123




J1
J3
J2
CONN.1
CONN.3
CONN.4
COMP. SIDE
WIRING SIDE

I.C. LOCATION	TYPE	W.L. NO.
L1, 4, 33	7474	376-0006
L2	7410	376-0003
L3, 24, 37	7400	376-0002
L5, 32, 36, 52, 53	7404	376-0010
L6	7476	376-0007
L12	NOT USED	
L7-10	74LS244	376-0288
L11, 31, 26, 35	7473	376-0005
L13, 14	74181	376-0099
L16, 27, 28, 41, 42, 54	74153	376-0048
L17, 19, 23, 38, 44, 53	7432	376-0093
L18	9321	376-0096
L20, 40, 45	7408	376-0081
L21, 46	7411	376-0194
L25	LM339	376-0240
L15	SPARE	
L29, 43	74157	376-0082
L30, 31	74LS266	376-0148
L34	7451	376-0012
L39	74164	376-0102
L47, 48	74155	376-0049
L49, 50	7403	376-0028
L51	7402	376-0016
L56, 57	74298	376-0138

LOCATION	TYPE	SPARES
L2	7410	1
L3	7400	1
L9	7474	1
L5	7404	1
L23	7411	2
L26	LM 339	2
L44	7432	3
L45	7408	1

COMPONENT	TYPE	W.L. NO.
R1, 3, 27-34, 41, 43, 44, 46, 47	2.2K	330-3022
R2, 26	470 Ω	330-2047
R4-11	330 Ω	330-2033
R12-19, 20, 22	220 Ω	330-2022
R21	180 Ω	330-2018
R23	1.8K	330-3018
R24	4.7K	330-3047
R25	27K	330-4027
R37	270 Ω	330-2027
R38	100 Ω	330-2010
R39	3.3K	330-3033
R40	1.5K	330-3015
R42	100K	330-5010
R45	47 Ω	330-1047
C1	.002 μf	300-1913
C8	.01 μf	300-1903
C2	10 pf	300-1010
C3, 26, 27	15 μf 20V TA.	300-4022
C4, 7	.001 μf	300-1906
C5, 6	270 μf 15V TA.	300-4045
C9-25	.05 μf	300-1900
C28	150 pf	300-1150

COMPONENT	TYPE	W.L. NO.
D1, 3	SIL.	380-1001
D2	IN5230 ZEN.	380-2048
SW1	8 BANK RKR SW.	325-1503
XTAL	10 MHZ	371-0008
Q1	2N2222A	375-1005
J1, 2	5740500	350-2097
J3	16 PIN SKT.	376-9024
CONN.4	241-10036-2	350-0078



NMEMONIC	COORD.
A0-A7	1G8
ABI-AB8	2C11
ABS	2C11
AD9	1G8
AST	2G8
CO-C7	1E1
CAPM	2A5
CES	2A7
CNTRLG1	1A5
CPA	2A8
CRC	1G8
DKSTB	2G1
DS	2E1
EG	2E1
ESG	2G2
FE	1C1
FR	1G9
HS	2E1
IBI-IB8	2B1
IBS	2F1
IM	2G6
KD	1B1
LAI	2G5
LOAD AUX	1A8
MO-M7	1G2

NMEMONIC	COORD.
OFI-OB8	2G9
OBS	2A6
OO	1A10
PG	1A1
PRMS	2D11
PUP	1B1
RO-R7	1G2
R8	1F11
R9	1E11
R10	1A3
R11,12	1C11
R13-15	1B11
RA	2D11
RB	2G1
RCLK	2G5
RCLK1	2G5
RDAT	2G6
RDDA	2G4
RDG	2G3
RG	2E1
RSTRB	2G1
RSRW	2G6
RT	1B1
RTP	1B1
SELECT1	2E1
SELECT2	2E1
STB	2G5
SM	2G6

NMEMONIC	COORD.
TNT-TA12B	2D1
TA256	2E1
TOI	2A4
TM	2A4
T4-6	2A4
T8	2A4
WCD	2G2
WCDB	2G1
WG	2A5
WTCK	2G5
WTG	2G2
8	2D11
10 MHZ	2D11
1024	1A7

NO.	REVISION	BY	DATE
5	ORIGINATED PER ECO 7686-12-77	DMH	12-19-77
6	APPROVED PER ECO 7686-12-77	CHK C.D.	12-19-77
7	REV PER ECO 7686-12-77	DMH	1-26-78

E-REV. 0

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

BY	DATE	APPROVED BY	DATE
DMH S.D.	1-28-78	E ENGR DOOLEY	3/6/78
CHK C.D.	12-19-77	M ENGR	
		MFG ENGR	

MATERIAL — MODEL NO. 2260C — SEE ENGR SPECIFICATIONS

FINISH

TITLE 10 MEG DISK CONTROLLER MOTHER BOARD

SCALE — SIZE D — 7686 — REV. 1


WANG LABORATORIES, INC.
MODEL NO. 2260B/C
TITLE DISK/HEAD CONTROLLER MOTHERBOARD
210-7688
D
7688
C
DRAWING NUMBER
REV
DATE
APPROVED BY
DRAWN
CHK
ENGR
MFG ENGR
MATERIAL
FINISH
SCALE
SHT 1 OF 5
NEXT ASSY
USED ON
APPLICATION
DO NOT SCALE DRAWING
REVISIONS
ZONE
LTR
DESCRIPTION
DATE
APPROVED
R0-R7
CRC
SAW
FR
SECT CAR
SET CAR
RETURN
LOAD AUX
CNTRLG1
CNTRLG2
CNTRLG3
1024
SC
SB
EN
RTN
CO-C7
+5VR
10V
TO
T4
T7
R9(1D4)
R12(1F3)
R13(1F2)
R15(2E11)(1D4)
R14(2E11)
R1(2E11)
R8(2E11)
BK1(1E2)
BK2(1F3)
BK4(2G3)
T4(2D7)
T7(2D7)
T8(1C14)
RO,R6,R7(1G1)
R9(1B10)
R15(1C14)
T4(2D6)
T7-S(2E7)
1024(1A7)
(1E6)
(1B3)
(1B2)
(2F4)
(2C3)
(2E4)
(1A6)
(2G4)
(2E2)
(2E11)
(1C7)
(1D7)
(1E7)
(2C5)
(2D4)
(1C5)
(1D5)
(1E5)
(2A5)
(2B5)
(2C5)
(1A5)
(2D5)
(2E5)
(1B5)
(2F5)
(1F5)
(2G5)
(2A6)
(2B6)
(2C6)
(2D6)
(2E6)
(1A6)
(1B6)
(1C6)
(1D6)
(1E6)
(2F6)
(1F6)
(2G6)
(2A7)
(2B7)
(2C7)
(2D7)
(2E7)
(1A7)
(1B7)
(1C7)
(1D7)
(1E7)
(2F7)
(1F7)
(2G7)
(2A8)
(2B8)
(2C8)
(2D8)
(2E8)
(1A8)
(1B8)
(1C8)
(1D8)
(1E8)
(2F8)
(1F8)
(2G8)
(2A9)
(2B9)
(2C9)
(2D9)
(2E9)
(1A9)
(1B9)
(1C9)
(1D9)
(1E9)
(2F9)
(1F9)
(2G9)
(2A10)
(2B10)
(2C10)
(2D10)
(2E10)
(1A10)
(1B10)
(1C10)
(1D10)
(1E10)
(2F10)
(1F10)
(2G10)
(2A11)
(2B11)
(2C11)
(2D11)
(2E11)
(1A11)
(1B11)
(1C11)
(1D11)
(1E11)
(2F11)
(1F11)
(2G11)
(2A12)
(2B12)
(2C12)
(2D12)
(2E12)
(1A12)
(1B12)
(1C12)
(1D12)
(1E12)
(2F12)
(1F12)
(2G12)


WANG LABORATORIES, INC.
MODEL NO. 2260B/C
DISK/FLOPPY CONTROLLER
210-7685
D
7688
D 7688



COMPONENT	WANG	TYPE
C1	300-1150	150 pF 500V
C2,4	300-1913	.002 μF 500V
C3	300-1010	10 pF 500V
C5,84,85	300-4022	.47 μF 20V (T)
C6,7,8	300-1904	.001 μF 500 V
C9,T	300-4045	220 μF 15 V (T)
C83	300-1903	.01 μF 50V
C10-82	300-1909	.05 μF 12V
XTAL1	321-0008	10 MHz
R1,4-12,35-38,43-46,48	330-3047	470Ω 1/4W 10%
R2,3,42,45,47-89	330-3022	2.2K 1/4 W 10%
R13-20	330-2033	330Ω 1/4 W 10%
R21-30	330-3012	120Ω 1/4 W 10%
R31	330-3018	180Ω 1/4 W 10%
R32	330-3018	1.8K 1/4 W 10%
R33	330-3047	4.7K 1/4 W 10%
R34	330-4027	27K 1/4 W 10%
R39	330-3010	100Ω 1/4 W 10%
R40	330-3033	3.3K 1/4 W 10%
R41	330-3015	15K 1/4 W 10%
R44	330-3010	100K 1/4 W 10%
R47	330-1047	47Ω 1/4 W 10%
J1,2	380-2047	50 PIN CONN.
J3	380-2096	36 PIN CONN.
J4	380-1039 M	72 PIN CONN.
J5	376-9024	16 PIN SIP.
Q1	375-1005	2N2222
D1,3	380-1001	SIL.
D2	380-2048	1N5230C 4.7V

LOCATION	W.L. PART NO.	TYPE
L1,3,6,22	376-0338	74LS244
L2, 23	376-0199	7411
L4, 15, 44	376-0081	7408
L5, 13, 24, 31, 42	376-0010	7404
L7, 21, 47	376-0006	7474
L8, 13, 19, 25, 29	376-0093	7432
L9, 12	376-0028	7403
L10, 11	376-0138	74298
L14, 39	376-0049	74155
L16	376-0007	7476
L18	376-0102	74164
L20, 43, 45	376-0002	7400
L83, 84	376-0099	74181
L27, 32, 48-51	376-0048	74153
L28	376-0012	7451
L30	376-0096	7321
L34, 35, 37, 41	376-0005	7473
L36, 38	376-0082	74157
L40	376-0016	7402
L46	376-0240	LM339

LOCATION	TYPE	SPARES
L9	7408	1
L17	7404	2
L29	7432	1
L33	7411	2
L45	7400	1
L46	LM339	2
L47	7474	1

CONN-4			
5	1	1024	2
4.13	3	R12	4
WPE	5		6
	7	R36	8
C4	9	C0	10
C5	11	C1	12
C6	13	C2	14
C3	15	C7	16
RCLK	17	R004	18
	19		20
	21		22
	23	WCS	24
	25	R6	26
M0	27	M3	28
A0	29	A3	30
M2	31	M1	32
A2	33	A1	34
3.6V	35	3.6V	36
A4	37	A5	38
ADR	39		40
	41	RA	42
TDI	43	TMS	44
+5VR	45	+5VR	46
+5VR	47	+5VR	48
M4	49	M7	50
R4	51	R7	52
CRC	53	R5	54
M6	55	R3	56
R6	57	R2	58
A6	59	A2	60
A8	61	A11	62
A7	63	A10	64
A9T	65	A9	66
	67	TB	68
10 MHZ	69		70
+12 V	71	-12V	72

REVISION	BY	DATE	APPROVED BY	DATE
ORIGINATED PER ECO # 8	DMS SD	1-30-79	K ERNE BAILEY	2-8-79
	CHK G.A	2-8-79	M ERNE	
			MFG ENGR	

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

MATERIAL	MODEL NO. 2260 B/C	TITLE DISK/MVA CONTROLER MOTHERBOARD
	SEE ENGR. SPECIFICATIONS No.	
FINISH	TOL. EX. AS NOTED .XX ± .02 .XXX ± .005 ANG. ± FINISH V	210-7688 D 7688 0
	SCALE 3/4 SHT 2 OF 2	NAME PART NUMBER SIZE DRAWING NUMBER REV.

THIS DOCUMENT IS THE PROPERTY OF WANG LABORATORIES, INC. AND SHALL NOT BE REPRODUCED OR COPIED, OR USED AS A BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS OR DEVICES WITHOUT PERMISSION.

DO NOT SCALE

NOTES:
1. SOLDER DRAIN WIRE TO ITEM #7
2. ASSEMBLE WIRES PER CHART.
3. PRINTER LABEL NOT USED ON 220-0105-2, 220-0105-3, 220-0167
4. ON 220-0105-3 SPLIT EXISTING WIRE INTO TWO EQUAL BRAIDS, TIN, THEN SOLDER TO GROUND STRAPS

HOLE LEGEND

SYMBOL	HOLE DIA.	TOL.
DRILLED OR PUNCHED HOLE TOLERANCES:	.0135 to .125	±.003
	.126 to .250	±.005
	.251 to .500	±.007

IDENT.	DESCRIPTION	QTY.
A		

CONNECTOR (350-2082)
(WIRING SIDE)



DETAIL "A"



CONN. PIN NO.	WIRE COLOR	TWISTED PAIR	SIGNAL NAME	CONN. PIN NO.
1 / 19	RED GRN	PAIR	DTA STBE	1 / 19
2 / 20	RED BRN	PAIR	DATA 1	2 / 20
3 / 21	RED GRY	PAIR	DATA 2	3 / 21
4 / 22	RED ORN	PAIR	DATA 3	4 / 22
5 / 23	RED BLU	PAIR	DATA 4	5 / 23
6 / 24	ORN WHT	PAIR	DATA 5	6 / 24
7 / 25	ORN YEL	PAIR	DATA 6	7 / 25
8 / 26	ORN BLK	PAIR	DATA 7	8 / 26
9 / 27	GRN YEL	PAIR	DATA 8	9 / 27
10 / 28	GRN WHT	PAIR	ACKNLG	10 / 28
11 / 29	GRN BLK	PAIR	BUSY	11 / 29
12 / 30	BLU YEL	PAIR	——	12 / 30
13 / 31	BLU BLK	PAIR	RESET	13 / 31
14 / 32	BLU WHT	PAIR	——	14 / 32
15 / 33	BRN WHT	PAIR	——	15 / 33
16 / 34	BRN BLK	PAIR	+5V	16 / 34
17 / 35	GRY WHT	PAIR	CHA GND	17 / 35
18 / 36	GRY BLK	PAIR	+5VR	18 / 36

NOTE:
4. ONLY HEATSHRINK SLEEVE MARKER 606-0167 USED ON THIS END

ASS'Y	SLEEVE MARKER
220-0105	606-0105
220-0105-1	606-0105-1
220-0105-2	606-0105-2
220-0105-3	606-0105-3
220-0167	606-0167

W.L. PART NO	"X" LENGTH	"Y" LENGTH
220-0105	13' ±3"	12' ±3"
220-0105-1	13' ±3"	12' ±3"
220-0105-2	13' ±3"	12' ±3"
220-0105-3	9' ±2"	8' ±2"
220-0167	51' ±6"	50' ±6"



COPY
JUL 20 1979
JUL 20 1979

ITEM	QTY	220-0105	NAME	MATERIAL	DESCRIPTION
11	420-0059	11	X	CABLE 18TP SHIELDED		
10	350-4231-G	10	X	90° STRAIN RELIEF COVER 36 POS.		GROOVE HALF
9	350-4233-T	9	2	180° STRAIN RELIEF COVER 36 POS.		TONGUE HALF
8	350-4233-G	8	2	180° STRAIN RELIEF COVER 36 POS.		GROOVE HALF
7	458-0361	7	2	GROUND STRAP		C6815-2B
6	350-4234	6	4	CAPTIVE SCREW		AMP
5	350-4231-T	5	X	90° STRAIN RELIEF COVER		TONGUE GROOVE
4	615-1297	4	2	PRINTER CONN. LABEL		
3	420-0058	3	13FT	CABLE SHIELDED		26 G, 36 COND. T.P.
2	SEE CHART	2	1	HEATSHRINK MARKER		1/2" DIA.
1	350-2082	1	2	36 POS. PLUG ASSY.		AMP
WANG PART NO		ITEM	QTY	NAME	MATERIAL	DESCRIPTION

QTY PER UNIT	FIRST USED ON	ASSY USED ON
1		

220-0105-3	220-0105-2	220-0167	220-0105-1
9FT	13FT	X	X
X	X	X	1
2	2	2	1
2	2	2	1
4	2	2	2
4	4	4	3
X	X	X	1
X	X	X	2
X	X	5IFT	13FT
1	1	2	1
2	2	2	2

BY	DATE	APPROVED BY	DATE
DWN F.E. SOUSA	4-23-73	E ENGR	4-24-73
CHK G.J.	8-22-78	M ENGR	
E C CONTROL		MFG ENGR	

WANG LABORATORIES, INC. TEWKSBURY MASS U.S.A.

MODEL NO 2221

SEE ENGRG SPECIFICATIONS No.

TOL EX AS NOTED
XX ± .010 FRAC ± 1/64 125
XXX ± .005 ANG ± 1° 30' FINISH √

SCALE NONE SHT 1 OF 1

MATERIAL

FINISH

TITLE
LINE PRINTER CABLE

SEE CHART	C	6422-129	16
WANG PART NUMBER	SIZE	DRAWING NUMBER	REV

621-2249

REV	D.J.	BY	DATE	ECN	DWN	CHK	ENG	MFG	QA	FSS	RC	PRT	ENG	G.D.	G.D.	G.D.	ST
1	12-5-73	9-11-74								8-19-78	4-13-78	7-7-78		8-14-78	8-22-78	9-11-78	10-24-78
2	REV PER ECN #3912 11-14-73 JPC	REV PER ECN #4105 4-1-74 JPC															
3	REV PER ECN #4931 MRM 8-1-75																
4	REV PER ECN 5802 DRC 4/1/76																
5	REV PER DWG #2173 JPC 5-26-76																
6	REV PER ECN #5934																
7	REV PER ECN #6407 RWS 3/22/77																
8	REV PER DWG #2363 JPC 7-27-77																
9	REVISED PER ECN #8194 ADDED S.T. 7-18																
10	REV PER ECN #8563 RC 4-13-78																
11	REV PER DWG #2529 JPC 5-9-78																
12	REV PER DWG #2519 JPC 5-9-78																
13	REV PER ECN #9129 JPC 8-4-78																
14	REV PER ECN #9356 8-8-78 - 11 - 10																
15	ALL ITEMS #4931 8-8-78 - 11 - 10																
16	REV PER ECN #9499 APP'D 10/11/78																

F-73

COPY

THIS DOCUMENT IS THE PROPERTY OF WANG LABORATORIES, INC. AND SHALL NOT BE REPRODUCED OR COPIED, OR USED AS A BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS OR SERVICES WITHOUT PERMISSION.

NO SCALE





HOLE LEGEND

	HOLE DIA.	TOL.
DRILLED OR PUNCHED HOLE TOLERANCES	.0135 to .125	± .005
	.126 to .250	± .010
	.251 to .500	± .015

SHEET	DESCRIPTION	QTY
A		

Notes:

1) KEY SLOT BETWEEN 5 & 6 NEEDED ON 220-0066-3, 220-0066-4 ONLY
2) ITEM # 5 LABEL USED ON 220-0066 ; 220-0066-1; 220-0066-3 ONLY, ITEM #7 LABEL USED ON 220-0066-2 ONLY.
3) XX ADD JUMPERS BETWEEN POSITIONS 5,10,11 & 13 ON FINGER BOARD 5223C FOR 220-0066-1 ONLY.
4) SOLDER DRAIN WIRE TO ITEM 9.
5) CUT WIRE #11 AT FINGER BOARD AND TIE BACK
6) FINGER BOARD WIRED AT RANDOM
7) 220-0066-1 TIE WIRES FROM F.B. POS 8,10,11 AND INSERT ONE WIRE IN POS 13 OF ITEM 2.

WIRING RUN LIST

5223 FINGER BOARD		220-0066 2230/2240 2240/2242 2243 350-2067	220-0066-1 630/730 640/140 350-2067	220-0066-2 2209 350-2067	220-0066-3 WCS 350-2067	220-0066-4 2210/2270-4 350-2067
1		6	7	6	6	6
2		7	6	7	7	7
3		1	1	1	1	1
4		3	3	3	3	3
5		5	5	5	5	5
6		2	2	2	2	2
7		4	4	4	4	4
8		9	XX 13	9	9	9
9		12	12	16	12	12
10		11	XX 13	19	11	11
11		#	XX 13	11	18	18 *
12		36	36	36	36	36
13		33	33	33	33	33
14		34	34	34	34	34
15		35	35	35	35	35
A		8	8	8	8	8
B		20	20	20	20	20
C		21	21	21	21	21
D		22	22	22	22	22
E		23	23	23	23	23
F		24	24	24	24	24
H		25	25	25	25	25
J		26	26	26	26	26
K		10	10	10	10	10
L		31	31	31	31	31
M		32	32	32	32	32
N		30	30	30	30	30
P		27	27	27	27	27
R		28	28	#	28	28
S		29	29	#	15	15



CHART

CABLE NO.	HEATSHRINK MARKER NO.
220-0066	606-0066
220-0066-1	606-0066-1
220-0066-2	606-0066-2
220-0066-3	606-0066-3
220-0066-4	606-0066-4

WANG PART NO.	ITEM	QTY	NAME	MATERIAL	DESCRIPTION
SEE CHART	14	1	HEATSHRINK MARKER		3/16" DIA
350-4228-G	13	1	180° STRAIN RELIEF COVER		36 POS GROOVE HALF
350-4228-T	12	1	180° STRAIN RELIEF COVER		36 POS TONGUE HALF
605-0132	11	A/R	HEATSHRINK TUBING		3/8" CLEAR 1 1/4" LONG
654-1006	10	1	GROUND LUG		#6
458-0361	9	1	GROUND STRAP		C6815-28
350-4234	8	2	CAPTIVE SCREW		4-40 X 3/8
615-1263-50	7	A/R	2250 CONN. LABEL		
605-1004	6	1	TY-RAP		
615-1298	5	A/R	DISK CONN. LABEL		
420-0055	3	A/R	CABLE 30 CONDUCTOR		#26 GA. SHIELDED
350-2082	2	1	36 POS. PLUG ASSY.		SCREW MT.
510-5223C	1	1	30 PIN FINGER BOARD		

Qty Per Unit	FIRST USED ON	ASSY USED ON
1	14-0935	

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

MATERIAL: //

FINISH: //

MODEL NO. DISKS

SEE ENGRG SPECIFICATIONS No. ES-1, 2

TOL EX. AS NOTED XX ± .010 FRAC ± 1/64 XXX ± .005 ANG. ± 1° 30' FINISH √

SCALE NTS SHT 1 OF 1

BY	DATE	APPROVED BY	DATE
DWN PDG	11/22/71	E ENGR	
CHK		M ENGR	
E C CONTROL		MFG ENGR	12/27/71

TITLE I.O. CABLE ASSY.
(was 2155 C-ES-14-0866-3)

SEE CHART	C	6472-61	—
WANG PART NUMBER	SIZE	DRAWING NUMBER	REV

6472-61 C

REV	DESCRIPTION	BY	DATE	CHK	APP'D
4	REVISED PER RFA#0744 3-5-74 APPD 3-25-74		3-25-74		
5	REVISED PER R.F.A.# 0842. APPD 4-5-74		4/5/74		
6	REVISED PER RFA#0959 APPD 5-24-74		5-28-74		
7	REV. PER ECN#4195 6-10-74 APPD 7/12/74		6-10-74		7/12/74
8	REV. PER ECN#4237 NORM @ 1.75		7/11/74		
9	REV PER ECN#4237 NORM @ 1.75		9/11/74		
10	REV PER ECN# 5091 AND 10/10/75		10/10/75		
11	REV. PER ECN# 5402 BT. 4/3176		4/4/76		
12	REV. PER ECN# 5754 BT 12/17/6		12/16/76	4/17/77	
13	REV. PER ECN# 6007 PLUS		3/2/77		
14	REV PER ECN#6397 APPD 9/4/77		9/4/77		
15	REVISED PER ECN#6499 APPD 11/21/77		11-19-78		8/14/78
16	REV PER ECN#6129 APP 8-8-78		8-8-78		
17	REV PER ECN#6499 APP'D		11/21/78		

COPY JUL 20 1979

R VIEW (WIRE SIDE) CONNECTOR ITEM "1"







FROM CONN. No. ITEM "1"	WIRE No.	TO CONN. No. ITEM "1"
PIN 1	1	PIN 1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9
10	10	10
11	11	11
12	12	12
13	13	13
14	14	14
15	15	15
16	16	16
17	17	17
PIN 18	18	PIN 18

FROM CONN. No. ITEM "1"	WIRE No.	TO CONN. No. ITEM "1"
PIN 19	19	PIN 19
20	20	20
21	21	21
22	22	22
23	23	23
24	24	24
25	25	25
26	26	26
27	27	27
28	28	28
29	29	29
30	30	30
31	31	31
32	32	32
33	33	33
34	34	34
35	35	35
PIN 36	36	PIN 36

W.L. PART NO	"X" LENGTH	SLEEVE MARKER	QTY
120-2224-1	100 FEET	606-2224-1	2
120-2224-2	200 FEET	606-2224-2	2
120-2224-3	300 FEET	606-2224-3	2
120-2224-4	400 FEET	606-2224-4	2
120-2224-5	500 FEET	606-2224-5	2
220-0138	12 FEET	606-0138	1

NOTE:
1. SOLDER DRAIN WIRE TO ITEM "3"
2. APPLY HEATSHRINK MARKER FOR CABLE 220-0138 ON THIS END.

COPY
JUL 20 1979

SEE CHART	7	N/R	HEATSHRINK MARKER		3/8" DIA.
350-4228-G	6	2	180° STRAIN RELIEF COVER		GROOVE HALF
458-0361	5	2	GROUND STRAP		C6818-28
360-4234	4	4	CAPTIVE SCREW		AMP.
350-4228-T	3	2	180° STRAIN RELIEF COVER		TONGUE HALF
420-0054	2	N/R	CABLE (SHIELDED)		#26 GAUGE 36 CONDUCTOR
350-2052	1	2	36 POS. PLUG ASSY. (MALE)		AMP
WANG PART NO	ITEM	QTY.	NAME	MATERIAL	DESCRIPTION

REVISION	BY	DATE	APPROVED BY	DATE
1 REV. PER ECN 81068 6-20-74 JFP/JW				
2 ROU PER ECN 84951 WRM 7-12-75				
3 REV PER ECN 86166 WRM 11-10-75				
4 REV PER ECN 86402 LET 4-5-76				
5 REV PER ECN 86877 PWS 7/27/77				
6 REVISED PER ECO 88510 MM 5-2-78				
7 REV PER ECN 89129 JD 8-8-78				
8 REVISED PER ECN 89402 MM 11-16-78				

DWN JD	9/8/78	E ENGR	
CHK		M ENGR	
E C CONTROL		MFG ENGR D.L.	4-7-4

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

MATERIAL —//—

MODEL NO 6482

SEE ENGRG SPECIFICATIONS No. 351021

TITLE 2224 EXTENSION CABLE

FINISH —//—

TOL. EX. AS NOTED .XX ± .010 FRAC ± 1/64 .XXX ± .005 ANG ± 1° 30' FINISH √

SCALE NONE SHT 1 OF 1

SEE CHART | C | 6482-16 | B

WANG PART NUMBER | SIZE | DRAWING NUMBER | REV

91-2849 D

THIS DRAWING AND SPECIFICATIONS, HEREIN, IS THE PROPERTY OF WANG LABORATORIES, INC. AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

DO NOT SCALE

HOLE LEGEND

DRILLED OR PUNCHED HOLE TOLERANCES	HOLE DIA.	TOL.
	.0135 to .125	± .002
	.126 to .250	± .003
	.251 to .500	± .005

SHEET	DESCRIPTION	QTY
A		



SLEEVE MARKER	WG. L. PART NO.	'X' LENGTH	TOL.	
606-0130	220-0130	13 FT	±1"	4
606-0131	220-0131	4 FT	±1"	5

SIGNAL	CABLE WIRE NO.	CONN. PIN NO.
DATA 1	1	2
DATA 2	2	3
DATA 3	3	4
DATA 4	4	5
DATA 5	5	6
DATA 6	6	7
DATA 7	7	8
DATA 8	8	9
BUSY	9	11
ACKNLG	10	10
DATA STBE	11	1
-5V	12	16
CH. GND	13	17
+5VR	14	18
RESET	15	31

NOTE:
1. SOLDER DRAIN WIRE TO ITEM 6.
2. APPLY HEATSHRINK MARKER APPROX. WHERE SHOWN (1 PER CABLE)

COPY

JUL 20 1979

4				HEATSHRINK MARKER		3/8" DIA
7	350-4228-G	7	1	180° STRAIN RELIEF COVER 36 POS		GROOVE HALF
6	158-0361	6	1	GROUND STRAP		C6815-28
5	350-4234	5	2	CAPTIVE SCREW		AMP
4	350-4103	4	1	BUSHING		#3
3	350-4228-T	3	1	180° STRAIN RELIEF COVER 36 POS		TONGUE HALF
2	420-0068	2	7/R	CABLE (15 COND) SHIELDED		#26 GAUGE
1	350-2082	1	1	36 POS. PLUG ASSY SCREW MT		AMP 552470-1
WANG PART NO		ITEM	QTY	NAME	MATERIAL	DESCRIPTION

REVISION	LOT	FSS	W.O.	FSS	G.D.
	DATE	10-13-78	11-20-78	12-7-78	3-11-79
1	SUPER ECN 4851 RM. 8-1-75				
2	REVISED PER ECN #5113 AND D.S.C. 8-1-78				
3	REV. PER ECN 6087 SAGE 8-7-78				
4	REV PER ECN 6087 PER SIA/17				
5	REVISED PER ECN 6282 AND ADDED P.S. 2.18				
6	INITIAL RELEASE				

DR. PW DATE	FIRST USED ON	ASSEMBLED ON
1	7-20-79	7-20-79
A	7-20-79	7-20-79
1	6647	220-0131
4	6647	220-0133

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

MATERIAL	MODEL NO 2221 M
	SEE CHANG SPECIFICATIONS No. 65-1001
FINISH	TOL. EX. AS NOTED XX ± .010 FRAC. ± 1/64 XXX ± .005 ANG. ± 1° 30' FINISH √
SCALE	Size A QTY OF 1

MATERIAL	BY	DATE	APPROVED BY	DATE
DWN		7/19/79	E ENGR	
CHK			M ENGR	
E C CONTROL			MFG ENGR	

TITLE: CP & PRINTER CABLE

SEE CHART	C	6282-55	6
WANG PART NUMBER	SIZE	DRAWING NUMBER	REV

55-2897

E-76

THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

DIMENSIONS IN PARENTHESIS. TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.

CONN. FEMALE PIN NO.			SIGNAL NAME	CONN. MALE PIN NO.
A			HEAD CLK	A
B			± 0V	B
C			WRITE DATA	C
D			± 0V	D
E			READ DATA	E
F			± 0V	F
H			± 0V	H
J			INX	J
K			± 0V	K
L			TA0	L
M			± 0V	M
N			WRITE GATE	N
P			± 0V	P
R			SEL 0	R
S			± 0V	S
T			TA2	T
U			± 0V	U
V			SEL 2	V
W			± 0V	W
X			TA1	X
Y			± 0V	Y
Z			SEL 1	Z
a			± 0V	a
b			INDX	b
c			± 0V	c
d			SEL 3	d
e			± 0V	e
f			TA3	f
h			± 0V	h
j			FWD	j
k			± 0V	k
m			SECTOR	m
n			± 0V	n
p			WPT	p
r			± 0V	r
s			TA	s
t			± 0V	t

CONN FEMALE PIN NO.			SIGNAL NAME	CONN. MALE PIN NO.
L			SECTOR BY	L
M			± 0V	M
N			WRITE GATE	N
P			± 0V	P
R			TA2	R
S			± 0V	S
T			SYCR	T
U			± 0V	U
V			SECTOR BY	V
W			± 0V	W
X			SECTOR BY	X
Y			± 0V	Y
Z			SECTOR BY	Z
a			± 0V	a
b			TA 0	b
c			± 0V	c
d			SECTOR BY	d
e			± 0V	e
f			ADDR. MK	f
h			± 0V	h
j			TA1	j
k			± 0V	k
m			DSR	m
n			± 0V	n
p			SYE	p
r			± 0V	r
s			SECTOR BY	s
t			± 0V	t
u			RST	u
v			± 0V	v
w			CAT	w
x			± 0V	x
y			± DP	y
AA			± 0V	AA
BB			TA 3	BB
CC			± 0V	CC
DD			± 0V	DD

△ INDICATES TIED TO GROUND BUSS. GROUND BUSS TIED TO PINS 3, Z, M, CC BAR, — UNDER LETTER INDICATES LOWER CASE.



NOTES:
1) ADD BUSS JUMPER IN LOCATION JP AS NOTED ON ITEMS 5 & 6
2. CABLE 1 IS 55 ½" ± ½" (J1)
CABLE 2 IS 94 ½" ± ½" (J2)
3. TRIM LAST CONDUCTOR OF BOTH CABLES ON END "A" CUT BACK 1½" AND REPEAT CABLES STARTING WITH PIN 2.

COPY

JUL 20 1979



P.C. 20-4580

1. CUT ETCHES IN FOUR PLACES AS SHOWN.
2. CONNECT WIRE FROM J3 PIN R TO J2 PIN C FROM J3 PIN L TO J2 PIN M, FROM J3 PIN L TO PLATE THRU ABOVE J1, PINS 25 & 26.
3. WIRE #24 GAGE YELLOW TEFLON.



7080, SOLDER SIDE

1) CUT ETCH AT SHOWN.
2) CONN. WIRE FROM J3-V TO J1-PIN 7.

QTY.	ITEM	WANG PART NO.	DRAWING NO.	DESCRIPTION
2	17	330-2056		360 OHM ¼ W 10% A RESISTOR
2	16	330-2022		220 OHM ¼ W 10% A RESISTOR
A/R	15	605-0133		CABLE JACKET FLAT 3.5" WIDE
4	14	350-0401C		36 PIN FLAT CABLE CONN. COVER #3378
4	13	350-0401B		36 PIN FLAT CABLE CONN. BOTTOM #3378
4	12	462-0800		SPACER ¼ ROX ½ LG.
4	11	652-2001		#4-40 HEX NUT NYLON
20	10	330-2010		100 OHM ¼W 10% R RESISTOR
2	9	300-4022		15 UF 20V 10% TANT CAPACITOR
4	8	650-2283		SCR. #4-40 x ⅜ FIL HD.
A/R	7	420-0043		CABLE 36 CONDUCTOR FLAT (3M 3409)
1	6	510-6580		P.C. BOARD 6580
1	5	510-7080		P.C. BOARD 7080
	4			
1	3	350-2080		CONN. 50 POS. (MALE)
	2			
1	1	350-2057		CONN. 50 POS. (FEMALE)

NEXT ASSY. | QTY. | ITEM | WANG PART NO. | DRAWING NO. | DESCRIPTION

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

	BY	DATE	APPROVED BY	DATE
DWN	J B	7/14/77	E ENGR	
CHK			M ENGR	
QTY/1			MFG ENGR	DL 11/4/77

MATERIAL | MODEL NO. 2260 | SEE 10000 SPECIFICATIONS # FS-1001 | TITLE: INTER DISC CABLE ASS'Y

FINISH | FOR EX. AS NOTED ±.01 PLACE ±1/64 ±.03 PLACE ± 1° | 220-0151 | D | 6482-112 | 6

SCALE | SHT | OF | WANG PART NUMBER | SIZE | DRAWING NUMBER | REV

REVISIONS						
ZONE	LTR	DESCRIPTION	DATE	APPROVED		
	1	REDRAWN AFTER CONN. MFG. CHANGE	6-20-77			
	2	REV PER ECN #3275	7-5-77			
	3	REV PER ECN #3313	7-28-77			
	4	REV PER ECN #3356	8-11-77			
	5	REV PER ECN #3360	8-19-77			
	6	REV PER ECN #3418	10-14-77			

F-78

CONNECTOR WIRING VIEW



CONN PIN. NO.	WIRE COLOR	TWISTED PAIR	SIGNAL NAME	RC. BD 7091
1 19	RED GRN	PAIR	DATA STROBE ±0V	12 13
2 20	RED BRN	PAIR	DATA 1 ±0V	7 18
3 21	RED GRY	PAIR	DATA 2 ±0V	8 17
4 22	RED ORN	PAIR	DATA 3 ±0V	4 21
5 23	RED BLK	PAIR	DATA 4 ±0V	3 22
6 24	ORN WHT	PAIR	DATA 5 ±0V	5 20
7 25	ORN BLK	PAIR	DATA 6 ±0V	6 19
8 26	GRN WHT	PAIR	DATA 7 ±0V	2 23
9 27	BLU BLK	PAIR	DATA 8 ±0V	1 24
10 28	BLU WHT	PAIR	ACK ±0V	9 16
11	BRN	*	BSY	10
12 30	—	—	— —	— —
13 31	GRY WHT	PAIR	±0V PRIME	14 11
14 32	—	—	— —	— —
15 33	—	—	— —	— —
16 34	—	—	— —	— —
17 35	—	—	— —	— —
18 36	UNIT	*	+5V	+5V RTRN



NOTES:
1. SOLDER DRAIN WIRE TO PIN #5.
2. CUT AFTER Q.C. TEST.

DETAIL "A"



WANG PART NO	ITEM	QTY.	NAME	MATERIAL	DESCRIPTION
606-0156	7	1	HEATSHRINK MARKER		3/8" DIA
350-4228-G	6	1	COVER STRAIN RELIEF 180°		GROOVE HALF
458-0361	5	1	GROUND STRAP		CABLE
360-4291	4	2	CAPTIVE SCREW		AMP
620-0049	3	AR	CABLE SHIELDED		13 TWISTED PAIR 26 GAUGE
350-4228-T	2	1	COVER STRAIN RELIEF 180°		TONGUE HALF
350-2082	1	1	CONNECTOR 36 POS		AMP

REVISION	DRC. PER ECN # 6151	1	11/8/77	RSS
	REV. PER ECN 6180 JUMPERS 10-15-2	2	4/18/78	RSS
	REVISED PER ECN 6207	3	6/5/78	RSS
	PER ECN # 6208 ADDED 10-15-2	4	6/6/78	RSS
	REVISED PER ECN 6208	5	8-8-78	RSS

	BY	DATE	APPROVED BY	DATE
DWN	JS	7/78	E ENGR	
CHK			M ENGR	
E C CONTROL			MFG. ENGR B.F.	11/1/78

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

MATERIAL — MODEL NO 2251
SEE CHARC. SPECIFICATION NO.
FINISH — TOL. EX AS NOTED

TITLE: I/O CABLE ASS'Y (2251)

WANG PART NUMBER	SIZE	WANG NUMBER	REV
220-0156	C	6482-135	5

SCALE — SHT / OF

SCI-1881 D

COPY
JUL 20 1979





HOLE LEGEND

SIZE	QTY.
DRILLED Ø .128 ± .003	
PUNCHED HOLE .136 ± .004	
TOLERANCE .004	

EDIT	DESCRIPTION	BY
A		

CONN. PIN No.	WIRE COLOR	TWISTED PAIR	SIGNAL ARRANGE	RC. DR. 6703
1	RED	PAIR	DTA STRB	9
19	GRN		5DV	10
2	RED	PAIR	DATA1	K
20	BRN		5DV	12
3	RED	PAIR	DATA2	L
21	GRY		5DV	P
4	RED	PAIR	DATA3	M
22	ORN		5DV	R
5	RED	PAIR	DATA4	N
23	BLU		5DV	S
6	ORN	PAIR	DATA5	T
24	WHT		5DV	T
7	ORN	PAIR	DATA6	6
25	YEL		5DV	U
8	ORN	PAIR	DATA7	7
26	BLK		5DV	V
9	GRN	PAIR	DATA8	8
27	YEL		5DV	W
10	GRN	PAIR	ADVANCE ACKNLG	22
28	WHT		5DV	X
11	GRN	PAIR	BUSY	21
29	BLK		5DV	19
12	BLU	PAIR	—	
30	YEL			
13	BLU	PAIR	SELECT	1
31	BLK		PRIME	P
14	BLU	PAIR	—	
32	WHT			
15	BRN	PAIR	—	
33	WHT			
16	BRN	PAIR	5DV	20
34	BLK		—	
17	GRY	PAIR	CH GRD	
35	WHT		—	
18	GRY	PAIR	5DV	4
36	BLK			



NOTE:
1. BUSS PINNERS 10, 11, 19, 20, 21, 22, 7, 4, V, W AND X TOGETHER ON PINNER BOARD 6703
2. SOLDER ITEMS 6 AND 7 TO DRAIN WIRE
3. TIN DRAIN WIRE FULL LENGTH

COPY
JUL 20 1979

WANG PART NO	ITEM	QTY	NAME	MATERIAL	DESCRIPTION
350-6233-6	10	1	STRAIN RELIEF COVER 180°		GROOVE HALF
660-0203		AR	SOLDER		SW63-37
615-1297	9	1	PRINTER CONN. LABEL		A5300-1072
605-1004	8	5"	TYRAP		
⚠ 654-1006	7	1	GROUND LUG		#6
458-0361	6	1	GROUND STRAP		C6815-28
350-6234	5	2	SCREW CAPTIVE		
350-6233-T	4	1	STRAIN RELIEF COVER 180°		TONGUE HALF
350-2082	3	1	CONNECTOR 36 PINS (MALE)		
420-0058	2	AR	CABLE 36 CONDUCTOR T.P. SHIELDED		
510-6703	1	1	P.C. BOARD 6703		

REVISION	BY	DATE	APPROVED BY	DATE
0 ORIG. PER ENG REQ. 7294				
1 PER ECN 7311				
2 REVISED PER ECN 7511				
3 REVISED PER ECN 7511				
4 REVISED PER ECN 7511				
5 REVISED PER ECN 7511				

WANG LABORATORIES, INC.

DWN	CHK	E ENGR	M ENGR	E C CONTROL	MFG ENGR

MATERIAL — MODEL NO 2281 — SEE WANG SPECIFICATIONS No. — FINISH — TOL EX AS NOTED — SCALE — WT — OF

TITLE I/O CABLE 2281

WANG PART NUMBER 220-0161 | SIZE C | DRAWING NUMBER 6482-143 | REV 5

E61-2869 D

THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

DIMENSIONS IN PARENTHESIS. TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.

DO NOT SCALE

CONN 350-0060

A	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	A
B	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	B

HOLE LEGEND & TOLERANCES

HOLE DIA	TOLERANCE
.039 - .125	± .003 - .000
.126 - .250	± .004 - .000
.251 - .500	± .005 - .000

SYM	DESCRIPTION	DATE
A		

SIGNAL	CONN 1 PIN NO.	WIRE NO.	PAIR	350-0060 REV A	350-0060 REV B
FBY	1	1	PAIR	—	26
FBY RTN	26	2		—	25
PBY	2	3	PAIR	22	—
PBY RTN	27	4		25	—
IDENT	3	5	PAIR	—	24
IDENT RTN	28	6		—	23
HER	4	7	PAIR	24	—
HER RTN	29	8		23	—
CER	5	9	PAIR	—	25
CER RTN	30	10		—	26
FWR	6	11	PAIR	25	—
FWR RTN	31	12		26	—
RBY	7	13	PAIR	—	27
RBY RTN	32	14		—	28
DNL	8	15	PAIR	A27	—
DNL RTN	33	16		26	—
RWD	9	17	PAIR	—	28
RWD RTN	34	18		—	27
FPT	10	19	PAIR	28	—
FPT RTN	35	20		29	—
LDP	11	21	PAIR	—	30
LDP RTN	36	22		—	29
MOT	12	23	PAIR	30	—
MOT RTN	37	24		29	—
SIPPLE	13	25	PAIR	31	—
SIPPLE RTN	38	26		32	—
SPEED	14	27	PAIR	9	—
SPEED RTN	39	28		—	15
WSTR	15	29	PAIR	34	—
WSTR RTN	40	30		35	—
RSTR	16	31	PAIR	—	36
RSTR RTN	41	32		—	35
RP	17	33	PAIR	36	—
RP RTN	42	34		33	—
RD	18	35	PAIR	—	37
RD RTN	43	36		—	38
R1	19	37	PAIR	37	—
R1 RTN	44	38		38	—
R2	20	39	PAIR	—	39
R2 RTN	45	40		—	38
R3	21	41	PAIR	39	—
R3 RTN	46	42		38	—
R4	22	43	PAIR	—	40
R4 RTN	47	44		—	41
R5	23	45	PAIR	40	—
R5 RTN	48	46		41	—
R6	24	47	PAIR	—	42
R6 RTN	49	48		—	41
R7	25	49	PAIR	42	—
R7 RTN	50	50		41	—

SIGNAL	CONN 2 PIN NO.	WIRE NO.	PAIR	350-0060 REV A	350-0060 REV B
FAD	1	1	PAIR	—	1
FAD RTN	26	2		—	2
TAD0	2	3	PAIR	1	—
TAD0 RTN	27	4		2	—
SS	3	5	PAIR	3	—
SS RTN	28	6		2	—
BLANK	4	7	PAIR	—	4
BLANK RTN	29	8		—	5
W/STAT	5	9	PAIR	4	—
W/STAT RTN	30	10		5	—
WFM	6	11	PAIR	—	6
WFM RTN	31	12		—	5
EDIT	7	13	PAIR	6	—
EDIT RTN	32	14		5	—
ERASE	8	15	PAIR	—	7
ERASE RTN	33	16		—	8
TK 2/TK 3	9	17	PAIR	8	33
TK 2/TK 3 RTN	34	18		—	9
TRK2	10	19	PAIR	—	8
TRK2 RTN	35	20		—	9
LGL	11	21	PAIR	10	—
LGL RTN	36	22		—	15
FEM	12	23	PAIR	13	—
FEM RTN	37	24		14	—
REW	13	25	PAIR	—	12
REW RTN	38	26		—	11
CFL	14	27	PAIR	12	—
CFL RTN	39	28		11	—
LAW	15	29	PAIR	—	13
LAW RTN	40	30		—	14
WP	16	31	PAIR	15	—
WP RTN	41	32		14	—
WC	17	33	PAIR	—	16
WC RTN	42	34		—	17
W1	18	35	PAIR	16	—
W1 RTN	43	36		17	—
W2	19	37	PAIR	—	18
W2 RTN	44	38		—	17
W3	20	39	PAIR	18	—
W3 RTN	45	40		17	—
W4	21	41	PAIR	—	19
W4 RTN	46	42		—	20
W5	22	43	PAIR	19	—
W5 RTN	47	44		20	—
W6	23	45	PAIR	—	21
W6 RTN	48	46		—	20
W7	24	47	PAIR	21	—
W7 RTN	49	48		20	—
TAD1	25	49	PAIR	—	3
TAD1 RTN	50	50		—	2

SEE NOTE 3



	LENGTH
CABLE 1	12'6"±3"
CABLE 2	11'6"±3"

NOTES:
1) SPLIT WIRES 6" AND INSTALL INTO ITEM 1 WITH BUTTERFLY TOOL
2) ALL PINS NOTED AS 100 ARE BUSSED TOGETHER ON P.C. BOARD
3. CUT TRACK AND ADD JUMPER

COPY

JUL 20 1979

QTY.	ITEM	WANG PART NO	DRAWING NO	DESCRIPTION
2	8	350-4237		STRAIN RELIEF
AR	7	605-0133		CABLE JACKET FLAT
4	6	350-4234		4-40 X 3/8 CAP SCREW
2	5	350-0058		CONNECTOR 50 POS. BOTTOM
1	4	510-7482		P.C. BD. 7482
AR	3	422-0056		CABLE 50 COND. FLAT
1	2	350-0060		CONN-TOR 100 POS
2	1	350-2083		25-PR PLUG CHAMP

BILL OF MATERIAL

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

BY	DATE	APPROVED BY	DATE
DWN		E ENGR	
CHK		D ENGR	
		MFG ENGR	

MATERIAL

MODEL NO. 2209A

SEE DRAWING SPECIFICATIONS

No.

FINISH

TOL. EX. AS NOTED

SCALE

TITLE: C/O CABLE 2209A

220-0168 | D | 6782-165 | 7

WANG PART NUMBER | DATE | DRAWING NUMBER | REV

6782-165

THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

UNLESS OTHERWISE SPECIFIED
TOLERANCES TO BE EQUIVALENT
TO EIGHT DECIMALS

DO NOT SCALE

HOLE LEGEND & TOLERANCES

SYM	DESCRIPTION	QTY.
A		

FRONT VIEW



W. L. PART No	"X" LENGTH
220-3031	10' ±2"
220-3032	5' ±2"
220-3041	15' ±2"

NOTE:
1. ADD ITEM 4 TO THIS SURFACE ONLY, ON 220-3041 ONLY

ON 220-

COPY

JUL 20 1979

QTY	ITEM	WANG PART NO	DRAWING NO	DESCRIPTION
A/R	4	660-0196		HOT MELT ADHESIVE ™ 2000
2	3	350-4120		PULL TAB FOR FLAT CABLE
A/R	2	830-0070		FLAT CABLE 30 TWISTED PAIRS
2	1	350-3419		FLAT CABLE CONN. 60 POS

NEXT ASSY

WANG LABORATORIES, INC.

	BY	DATE	APPROVED BY	DATE
DWN	SD	9/11/77	E ENGR	
CHK			D ENGR	
			MFG ENGR	9/11/77

MATERIAL — MODEL NO. PCMEC60C/30MFG CR — SEE ENGR SPECIFICATIONS

FINISH — SEE CHART

TITLE: 30 PAIR FLAT CABLE ASSEMBLY

SIZE D — WANG PART NUMBER 160402-1B — REV. B

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
D	ADD 220-3041 PARTS	12-20-78	
1	PER ECO 78-0371 AS 5-3-78		
2	PER ECO 78-0938 AS 7-6-78		
3			

NOTE:
1. ADD ITEM 4 TO THIS SUBPART ONLY, ON 220-3033-1 ONLY
2. ADD ITEM 4 OVER BARE #30AWG WIRE 1 TYP BOTH ENDS.
3. ON ITEM 3 BLK LINE GOES TOWARD PIN 1.
4. PULL TAB ON END "B" MUST HAVE A "D" DRAWN ON IT. USE A RED MARKS-A-LOT MARKER.



W.L. PART NO.	"X" LENGTH
220-3033-1	15" ± 2"
220-3033-4	24" ± 2"
220-3033-5	5' ± 1"

STRIP OUTER JACKET & SHIELD 1" BOTH ENDS

COPY

JUL 20 1979

WANG PART NO	ITEM	QTY	NAME	DESCRIPTION
660-0195	4	A/R	HOT MELT ADHESIVE	
330-6119	3	2	PULL TAB FOR FLAT CABLE	
420-0069	2	A/R	FLAT CABLE	26 COND. SHIELDED
350-0413	1	2	CONNECTOR 26 POS.	

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

	BY	DATE	APPROVED BY	DATE
DRAWN		7/19/79	E. ENGR	
CHK			M. ENGR	
			I. C. CONTROL	MFG ENGR

MATERIAL — MODEL NO. 80 MFG CHK/300 MFG CHK — SEE SHEET SPECIFICATIONS NO.

FINISH — TOL EX AS NOTED .XX ± .010 .XXX ± .005 ANG ± 1/2 DEG — SCALE NONE — SHT 1 OF 1

TITLE: 26 CONDUCTOR SHIELDED FLAT CABLE ASSEMBLY

SIZE C — SEE CHART — 1482-189

| REVISIONS | | |

THE INFORMATION CONTAINED IN THIS DRAWING IS THE PROPERTY OF WANG LABORATORIES, INC., AND IS CONFIDENTIAL AND PROPRIETARY TO WANG LABORATORIES, INC. IT MAY NOT BE COPIED, REPRODUCED OR USED IN WHOLE OR IN PART FOR ANY REASON.

DIMENSIONS IN PARENTHESIS. TOLERANCES TO BE EQUIVALENT TO INCH DIMENSIONS.

DO NOT SCALE

HOLE LEGEND & TOLERANCES

SYM.	DESCRIPTION	QTY
A		

HOLE DIA: .0125 - .125 TOLERANCE ± .003 .001; .126 - .250 ± .004 .001; .251 - .500 ± .005 .001







SIGNAL	CONN. PIN NO.		P.C. 6703
DATA STROBE	1		21
DATA 1	2		18
DATA 2	3		16
DATA 3	4		17
DATA 4	5		20
DATA 5	6		15
DATA 6	7		11
DATA 7	8		19
DATA 8	9		12
ACKLG	10		22
BUSY	11		3
PO	12		9
SLOT	13		F
±0V	14		Y
OSCXT	15		H
±0V	16		X
CHASSIS GND	17		4
+5VR	18		13

SIGNAL	CONN. PIN NO.		P.C. 6703
±0V	19		A
±0V	20		C
±0V	21		M
±0V	22		N
±0V	23		P
±0V	24		R
±0V	25		S
±0V	26		T
±0V	27		U
±0V	28		V
±0V	29		W
±0V	30		Z
±P	31		E
FAULT	32		B
±0V	33		K
WST	34		S
±0V	35		10
—	36		—

SEE NOTE 1

NOTES
1. BUSS JUMPER ADDED FROM K TO M ON FINGER BOARD 6703. THIS WILL PERTAIN TO 220-0171 ONLY.
2. TIN CABLE DRAIN WIRE
3. GRN/YEL WIRE SOLDERED TO CABLE DRAIN WIRE
4. CABLE INSULATION AND FOIL SHOULD BE STRIPPED ⅛" FROM FINGER BOARD 6703
5. TIE EXTRA WIRE BACK AT FINGERBOARD END, AND FOLD BACK AT CONN END.
6. GRN/YEL WIRE STRIP ¼" TIN ONE SIDE ONLY



ECN NO. 11994 PENDING

COPY

JUL 20 1979

1-220-0221	1220-0222	QTY.	ITEM	WANG PART NO	DRAWING NO	DESCRIPTION
1	X	12	6	606-0171-1		HEATSHRINK MARKER ⅜" DIA.
X	1	11	6	606-0171		HEATSHRINK MARKER ⅜" DIA
X	A/R		6	600-9012		WIRE #24GA YEL SOLID TEFFLON 3" LONG
A/R	A/R		6	600-0056		WIRE #18GA GRN/YEL
1	1	10	3	350-4228-G		STRAIN RELIEF COVER 36 POS GROOVE HALF
A/R	1	9	6	605-0132		SHRINK TUBING 1" LONG
1	1	8	4	450-0361		GROUND STRAP
2	2	7	3	350-0179		SCREW CAPTIVE
1	1	6	6	656-09983		FASTON TERM RED
2	2	5	6	605-1004		TY-PAP PAN-TY PETITE-M
1	1	4	5	510-6703		PC BD 6703
A/R	N/R	3	6	610-0054		CABLE 34 COND SHIELDED
1	1	2	3	350-4228-T		STRAIN RELIEF COVER 34 POS TONGUE HALF
1	1	1	3	350-2092		CONNECTOR MALE (CHAMP) 36 POS

NEXT ASSY.

WANG LABORATORIES, INC. TEWKSBURY MASS. U.S.A.

	BY	DATE	APPROVED BY	DATE
DWN	MB	7/11/79	E ENGR	
CHK			M ENGR	
			MFG ENGR	

MATERIAL

FINISH

MODEL NO 77 PROM EMULATOR SEE BOARD SPECIFICATIONS

TITLE I/O CABLE PROM EMULATOR

SEE ABOVE | D | 6782-172 | 5

WANG PART NUMBER | SIZE | DRAWING NUMBER | REV

REVISION	DESCRIPTION	DATE	APPROVED
ORIGINAL RELEASE			
1	REVISED PER ECN # 11994 APP. 6-13-79	6-13-79	
2	REVISED PER ECN # 11994 APP. 6/18/79	6-18-79	
3	REVISED PER ECO 5-3-38	6-21-79	
4	REVISED PER ECO 5-3-38	6-27-79	
5	NEW PWB DWG # 6703	6-27-79	





W.L. PART NO.	"X" LENGTH	SLEEVE MARKER
320-2236-25	25' ± 3"	606-2236-25
120-2236-50	50' ± 3"	606-2236-50
120-2236-1	100' ± 3"	606-2236-1
120-2236-2	200' ± 3"	606-2236-2
120-2236-3	300' ± 3"	606-2236-3
120-2236-4	400' ± 3"	606-2236-4
120-2236-5	500' ± 1'	606-2236-5
120-2236-6	600' ± 1'	606-2236-6
120-2236-7	700' ± 1'	606-2236-7
120-2236-8	800' ± 1'	606-2236-8
120-2236-9	900' ± 1'	606-2236-9
120-2236-10	1000' ± 3'	606-2236-10

NOTE:-
1. ASSEMBLE ITEM 11 TO ITEM 1 BEFORE WIRING
2. HARDWARE SUPPLIED WITH ITEM 4
3. USE SLEEVING ITEM 6 OVER DRAIN WIRE
4. SOLDER DRAIN WIRE TO ITEM 3
5. USE SLEEVING ITEM 7 OVER 3 BLACK WIRES
6. APPLY HEATSHRINK MARKER APPROX WHERE SHOWN (2 PER CABLE)
7. ITEM 12 NOT SHOWN.
8. ITEM 12 APPLIED AFTER INSPECTION
9. CUT OFF DRAIN WIRE ON TERMINAL END

WANG PART NO.	ITEM	QTY.	NAME	MATERIAL	DESCRIPTION
685-0099	12	2	BUBBLE BAG		3 1/2" X 4"
			HEATSHRINK MARKER		1/8" DIA
380-4102	11	2	#3 BUSHING		
615-1343	10	1	CABLE LABLE		MUX.
615-1309	9	1	CABLE LABLE		TERMINAL
668-0006	7	A/R	SOLDER		63/37 ALLOY
605-0000	7	2	SLEEVE		#10 TUBING 1/8" LONG
605-0002	6	1	SLEEVE		#15 TUBING 1" LONG
605-0002	5	3/8	SLEEVE		#15 TUBING 1/8" LONG
350-4213	4	2	CONNECTOR SHELL		CANNON # DB 51224-1
658-0361	3	1	GROUND LUG		CGB15-28
350-1030	2	1	CONNECTOR 25 POS		
420-0071	1	9/8	CABLE SHIELDED		3 TWISTED PAIR

NO.	REVISION	BY	DATE	APPROVED BY	DATE
2	ADD #4 #12				
1	ADD #3 #11				
0	ORIG. RELEASE				

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

DWN [illegible] 11-14-77 E ENGR
CHK M ENGR
E. C. CONTROL MFG ENGR [illegible]

MATERIAL MODEL NO. 2236 SEE ENGRG SPECIFICATIONS NO.

FINISH TOL. EX. AS NOTED XX ± .010 FRAC ± 1/64 XXX ± .005 ANG ± 1°30' FINISH 125

SCALE: FULL SHT 1 OF 1

TITLE 2236 DIRECT CABLE ASS'Y

SEE CHART C 6482-220 4-

WANG PART NUMBER SIZE DRAWING NUMBER REV

6482-220 D

F-85

COMM 359-2082

CONN. PIN NO.	WIRE COLOR	TWISTED PAIR	SIGNAL NAME	PC. BD 5223C
1	RED	PAIR	DTA SYNC	A
19	GRN		±5V	I
2	RED	PAIR	DATA1	K
20	BRN		±5V	L
3	RED	PAIR	DATA2	H
21	GRY		±5V	J
4	RED	PAIR	DATA3	M
22	ORN		±5V	N
5	RED	PAIR	DATA4	P
23	BLU		±5V	S
6	ORN	PAIR	DATA5	E
24	WHT		±5V	D
7	GRN	PAIR	DATA6	C
25	YEL		±5V	B
8	ORN	PAIR	DATA7	S
26	BLK		±5V	F
9	GRN	PAIR	DATA8	7
27	YEL		±5V	F
10	GRN	PAIR	KEYED	10
28	WHT		±5V	N
11	GRN	PAIR	BUSY	B
29	BLK		±5V	J
12	BLU	PAIR	—	—
30	YEL			
13	BLU	PAIR	±5V	L
31	BLK		PRIME	J
14	BLU	PAIR	—	—
32	WHT			
15	BRN	PAIR	—	—
33	WHT			
16	BRN	PAIR	±5V	
34	BLK			
17	GRY	PAIR	CH GND	G
35	WHT			
18	GRY	PAIR	+5VR	H
36	BLK			



NOTE:
1. SOLDER STEM 7 TO DRAIN WIRE.
2. TIN DRAIN WIRE FULL LENGTH
3. CUT EXTRA WIRES 2" LONG AND FOLD BACK SECURE UNDER STRAP



COPY
JUL 20 1979

WANG PART NO	ITEM	QTY	NAME	MATERIAL	DESCRIPTION
350-42336	12	1	STRAIN RELIEF COVER (GROOVE)		180° HALF
406-0181	11	1	HEATSHRUNK MARKER		1/2" DIA.
660-0203		A/R	SOLDER		SN63-77
605-0020	10	A/R	HEAT SHRINK TUBING		3/8" LONG
415-1297	9	1	PRINTER CONN. LABEL		AS300-1072
605-1006	8	2	TYRAP		
654-1008	7	7	GROUND LUG		#8
458-0361	6	1	GROUND STRAP		C6815-2B
350-4234	5	2	SCREW CAPTIVE		
350-4233T	4	1	STRAIN RELIEF COVER (TONGUE)		180° HALF
350-2082	3	1	CONNECTOR 36 POS (MALE)		
420-0058	2	A/R	CABLE 36 CONDUCTOR T.P. SHIELDED		
510-5223C	1	1	P.C. BOARD 5223C		

REVISION	BY	DATE	APPROVED BY	DATE

WANG LABORATORIES, INC. TEWKSBURY, MASS. U.S.A.

DWN	CHK	E C CONTROL	E ENGR	M ENGR	MFG ENGR

MATERIAL | MODEL NO 2201C | SEE ENGRG SPECIFICATIONS No. | FINISH | TOL EX AS NOTED XX ± .010 FRAC ± 1/64 XXX ± .005 ANG ± 1°30' FINISH √ | SCALE | SHT | OF

TITLE: I/O CABLE 2201L

220-0181 | C | 6482-226 | Z
WANG PART NUMBER | SIZE | DRAWING NUMBER | REV

722-2849 D

"THIS DRAWING AND THE DATA SHOWN THEREON ARE THE CONFIDENTIAL PROPERTY OF, AND ARE PROPRIETARY TO, WANG LABORATORIES, INC.; THIS DRAWING AND THE DATA SHOWN THEREON MAY NOT BE MADE PUBLIC WITHOUT THE WRITTEN CONSENT OF WANG LABORATORIES, INC. IF FOR ANY REASON THIS DRAWING IS PERMITTED BY WANG TO LEAVE THE PHYSICAL CUSTODY OF THE COMPANY, IT IS RETURNABLE UPON THE DEMAND OF WANG LABORATORIES, INC."

DO NOT SCALE



NOTE:

1. WIRE AS FOLLOWS WIRE 1 TO POS 19
   WIRE 2 TO POS 1
   WIRE 3 TO POS 20
2. PRECUT FLAT CABLE TO MEASURE 16" LONG
3. SPLIT CABLE BACK 3" EACH SIDE.
4. USE BUTTERFLY TO INSERT SINGLE WIRES TO CONN.
5. TEAR OFF LAST FOUR CONDUCTORS

COPY

JUL 26 1979

WANG PART NO.	ITEM	QTY	NAME	DESCRIPTION
350-4234	4	4	CAPTIVE SCREW	4-40 AMP
350-4225	3	4	STRAIN RELIEF 36 POS.	AMP.
350-2082	2	2	CONN. 36 POS PLUG ASS'Y	AMP. MALE
420-0045	1	A/R	FLAT CABLE	40 CONDUCTOR

WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.

	BY	DATE	APPROVED BY	DATE
DWN	JS	9/18/78	E ENGR	
CHK	G.D.	11/10/78	M ENGR	11/21/78
E. C. CONTROL			MFG ENGR	

MATERIAL

MODEL NO. 2260 BC

SEE ENGRG SPECIFICATIONS No.

TITLE 36 COND FLAT CABLE 2260BC

FINISH

TOL. EX. AS NOTED
.XX ± .010 FRAC. ± 1/64
.XXX ± .005 ANG. ± 1°30' FINISH 125 √

SCALE 1/1 | SHT | OF

WANG PART NUMBER	SIZE	DRAWING NUMBER	REV.
220-3066	B	6482-320	0

NO.	REVISION	BY	DATE
0	ORG. PER DWG #2569	JS	9/18/78

B 6482-320

F-86

2200 COMPUTER SYSTEM

APPENDIX G

TO

CUSTOMER ENGINEERING

PRODUCT MAINTENANCE MANUAL 729-0584-A

TABLE OF CONTENTS

PAGE

Chapter 1 Introduction

G1.1 Scope and Purpose..... G1-1
G1.2 Related Documentation..... G1-1
G1.3 System Description..... G1-1
G1.4 Specifications..... G1-1
G1.5 System Configurations..... G1-2

Chapter 2 Theory of Operation

G2.1 Introduction..... G2-1
G2.2 Functional Theory Of Operation..... G2-1
G2.2.1 Control Memory..... G2-1
G2.2.2 Bootstrap Proms..... G2-1
G2.2.3 128K Data Memory..... G2-1
G2.2.4 512K Data Memory..... G2-3

Chapter 3 Operation

G3.1 Scope..... G3-1

Chapter 4 Installation and Checkout

G4.1 Scope..... G4-1
G4.2 Pre-Installation Site Check..... G4-1
G4.3 Special Tools and Test Equipment..... G4-1
G4.4 Unpacking Procedures..... G4-1
G4.5 Inspection..... G4-1
G4.6 System Configuration..... G4-1

Chapter 5 Preventive and Corrective Maintenance

G5.1 Scope..... G5-1

Chapter 6 Illustrated Parts Breakdown

G6.1 Scope..... G6-1

Chapter 7 Troubleshooting Procedures

G7.1 Scope..... G7-1

Chapter 8 Schematics

G8.1 Scope..... G8-1

LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
G2-1	CPU/MEMORY BOARD	G1-2
G4-1	PC BOARD LOCATIONS	G4-2

CHAPTER 1

INTRODUCTION

G1.1 SCOPE AND PURPOSE

This Addendum provides maintenance information for WANG 2200 MVP-128 and 2200 MVP-512 Computer Systems. The material is designed to supplement the standard Product Maintenance Manual (729-0584-A1) for the 2200. The information in the Addendum is presented in the form "system differences" and should be used in conjunction with standard manual 729-0584-A1 to install and maintain the 2200 Computer System in the field. The information describing the system differences should be cross referenced to the full maintenance manual whenever using the Addendum.

> ----------NOTE----------
> Throughout the remainder of this document, statements applicable to both the 2200 MVP-128 and MVP-512 systems will be identified as such by references to the '2200 MVP-128/512 System'. In cases where the two systems differ, the references will be qualified to explicitly indicate one system apart from the other.
> ----------

G1.2 RELATED DOCUMENTATION

Related Documentation for the 2200 Computer System is outlined on pages i through v of the Product Maintenance Manual.

G1.3 SYSTEM DESCRIPTION

The 2200 MVP-128/512 System is a single-board version of the existing 2200 MVP System. The new system utilizes VLSI (Very Large Scale Integration) technology to incorporate the 2200 discrete processor design into single chip form. This allows the 2200 CPU, control memory, and user memory to reside on one PC board. This new 2200 System uses Operating System 2.6, and is compatible with existing 2200 MVP software, diagnostics, and I/O options without modifications.

Two memory configurations are possible with the 2200 CPU/Memory Board; 32K Control/128K Data Memory with the MVP-128, and 32K Control/512K Data Memory with the MVP-512.

G1.4 SPECIFICATIONS

The CPU/Memory board (210-8034) is the only processor board required for operation of the 2200 MVP-128/512 system.

G1.5 SYSTEM CONFIGURATIONS

The CPU/Memory board (210-8034) duplicates all the functions of the old 2200's five board processor. As such, it is the only processor board required for operation of the system. Two versions of this board are available, depending on the Customers' needs. One version (210-8034-1A), contains 128K of Data Memory, and together with a new Motherboard (210-7498-1) and associated I/O Boards, become the 2200 MVP-128 Computer System. The other version of the board (210-8034-2A), contains 512K of Data Memory, and with the same motherboard and I/O boards as above, makes up the 2200 MVP-512 System.

---NOTE---

REGARDLESS OF WHICH VERSION CPU/MEMORY BOARD IS BEING USED, IT MUST BE INSERTED IN THE MOTHERBOARD SLOT PREVIOUSLY ALLOTTED FOR THE REGISTERS AND I/O BOARD (REF. FIG. G4-1).

CHAPTER 2

THEORY OF OPERATION

G2.1 INTRODUCTION

This chapter provides a brief discussion of the electrical differences between the 2200 MVP and 2200 MVP-128/512 Systems. As mentioned in Chapter 1, the MVP-128/512 system requires only one PC board for processor operation. The MVP-128/512 uses Operating System 2.6 and is compatible with existing 2200 software, diagnostics, and I/O options, so that the VLSI configuration is completely transparent to the user.

G2.2 FUNCTIONAL THEORY OF OPERATION

The MVP-128/512 CPU/Memory board contains a Micro 2200 chip. This chip is a 121 pin gate-array which duplicates all the functions of the entire 2200 processor, which, in the past, was comprised of five boards. The chip requires +5 volts at VDD1-2 (pins B7 and M7) and ground at VSS1-2 (pins G2 and G12). A 5 MHZ square wave at pin F1 provides the system clock.

G2.2.1 Control Memory

The CPU/Memory Board contains 32K of Control Memory. This is accomplished by loading 12 memory chips in board locations L13 through L18 and L20 through L25 (ref. Fig. G2-1).

Locations L1 through L12 of the CPU/Memory board are not loaded with memory chips. These locations are for possible future expansion.

The Control Memory is made up of 8k x 8 Static RAM configured in groups of three so that each group forms 8K of 24 bit words (one bank). Four of these groups (banks) produce 32K of control memory.

G2.2.2 Bootstrap Proms

Three 8K x 8 proms, configured to form 24 bit words, comprise the bootstrap prom. If the address decoded on the system busses is between 8000 and 83FF the bootstrap proms are enabled and chip select for the control memory store is inhibited.

G2.2.3 Data Memory

G2.2.3.1 128K Data Memory

With a 128K Data Memory configuration there are 2 banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 64K x 1 bit which produces 64K x 9 bits (8 bits data plus 1 bit parity) in each bank. Together the two banks produce 128K 8 bit bytes plus parity.



FIGURE G2-1 CPU/MEMORY BOARD

G2.2.3.2 512K Data Memory

With a 512K memory configuration, there are 2 banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 256K x 1 bit which produces 256K x 9 bits (8 bits data plus 1 bit parity) in each bank. Together the two banks produce 512K 8 bit bytes plus parity.

CHAPTER 3

OPERATION

G3.1 SCOPE

The operating instructions for the 2200 MVP-128/512 system are identical to the MVP operating instructions outlined in chapter 4 of the maintenance manual 729-0584-A1. Refer to chapter 4 for a description of system initialization and operational procedures.

CHAPTER 4

INSTALLATION AND CHECKOUT

G4.1 SCOPE

The majority of the information necessary to unpack, inspect, install, and verify correct operation of the 2200 MVP-128/512 system is contained in chapter 3 of the maintenance manual 729-0584-A1. This chapter of the Addendum provides the installation data which is unique to the 2200 MVP-128/512 system and depicts an internal view of the unit to highlight system differences. Refer to chapter 3 of the maintenance manual 729-0584-A1 as well as the following material for complete information to install and checkout the 2200 MVP-128/512.

G4.2 PRE-INSTALLATION SITE CHECK

Same as section 2 of the maintenance manual 729-0584-A1.

G4.3 SPECIAL TOOLS AND TEST EQUIPMENT

Same as section 7.3.1 of the maintenance manual 729-0584-A1.

G4.4 UNPACKING PROCEDURES

Same as section 3 of the maintenance manual 729-0584-A1.

G4.5 INSPECTION

Same as section 3 of the maintenance manual 729-0584-A1.

G4.6 SYSTEM CONFIGURATION

1. Note that the proper motherboard (210-7498-1) is being used in the system.

2. Ensure that the CPU/Memory Board (210-8034-1A or 210-8034-2A) is placed into the proper motherboard slot. (Ref. Fig. G4-1.)

3. Install the applicable I/O boards as required by the customers' system configuration.

All other installation instructions and checkout procedures are identical to those outlined in section 3 of the maintenance manual 729-0584-A1.



VLSI PART NO. IDENTIFICATION

CPU/MEMORY BOARD (128K)	210-8034-1A
CPU/MEMORY BOARD (512K)	210-8034-2A
MOTHERBOARD	210-7498-1

FIGURE G4-1 PC BOARD LOCATION

CHAPTER 5

MAINTENANCE

The maintenance instructions for the 2200 MVP-128/512 are identical to the instructions outlined in section 7.1, 7.2, and 7.3 of the maintenance manual 729-0584-A1. Refer to these sections for a description of adjustments and procedures required for the 2200 computer system.

CHAPTER 6

ILLUSTRATED PARTS BREAKDOWN

G6.1 SCOPE

The only new field-replaceable items in the 2200 MVP-128/512 are the 128K CPU/Memory Board (210-8034-1A), the 512K CPU/Memory Board (210-8034-2A), and the Motherboard (210-7498-1). All other system components are identical to the 2200 MVP components outlined in the Product Maintenance Manual 741-0584-A1.

CHAPTER 7

TROUBLESHOOTING

G7.1 SCOPE

The troubleshooting instructions for the 2200 MVP-128/512 system are identical to the instructions given in section 7.4 of the maintenance manual 729-0584-A1 with the following exceptions;

----------NOTE----------

When following the troubleshooting instructions contained in the maintenance manual 729-0584-A1, disregard references to individual CPU and Memory boards which are no longer in the system. These boards are;

210-6789	Memory Controller
210-6790	Instruction Counter
210-6791	Stack
210-6792	ALU
210-6793	Register I/O
210-6787	Data Memory
210-6788	Control Memory
210-7587	Data Memory
210-7588	Control Memory

Wherever instructed to replace these boards, replace the new CPU/Memory Board (210-8034), in its' place.

When a memory error has been diagnosed, do not attempt to replace the failed memory chip. These are not field-replaceable items. Replace the entire CPU/Memory Board.

CHAPTER 8

SCHEMATICS

G8.1 SCOPE

This chapter contains the schematics for the CPU/Memory Board (210-8034).


L55 CPU
L68
276
L71
L31
R7A 2.2K +5VR
R4A 2.2K +5VR
R4B 2.2K +5VR
R4C 2.2K +5VR
R4R 2.2K +5VR
R2A 2.2K +5VR
R4A1 2.2K +5VR
R4 1K +5VR
R5 1K +5VR
R1 1K +5VR
L30 BCD3 BCD4 BCD5 BCD6 BCD7 BCD0 BCD1 BCD2
L49 BCD8 BCD9 BCD15 BCD10 BCD14 BCD11 BCD13 BCD12
L56 BCD16 BCD17 BCD23 BCD18 BCD22 BCD19 BCD21 BCD20
L64 BCA3 BCA1 BCA5 BCA2 BCA6 BCA7 BCA4 BCA0
L36 BCA9 BCA12 BCA10 BCA14 BCA15 BCA13 BCA11 BCA8
L65 ABS OBS
L69 AB7 AB2 AB4 AB6 AB5 AB1 AB3
L70 OB5 OB7 OB4 OB2 OB1 OB3 OB6 OB0
L37 CA3 CA1 CA5 CA2 CA4 CA7 CA6 CA0
L67 LDMWR (1E9)
LDMWR (1EA)
WEL (39F)
WEH (3F7)
RACW (3D11)
WAIT (18B)
L500
S02
S240
S244
S74
S86
S175
S138
S139
S153
S157
S158
S257
S258
S280
S299
S373
S374
S377
S378
S379
S381
S382
S387
S472
S473
S474
S475
S476
S477
S478
S479
S480
S481
S482
S483
S484
S485
S486
S487
S488
S489
S490
S491
S492
S493
S494
S495
S496
S497
S498
S499
S500
S501
S502
S503
S504
S505
S506
S507
S508
S509
S510
S511


BCA0-BCA15 (181)
CMWR (C4)
BCD0-BCD23 (1C2)
R1 1K +5VR
R2 1K +5VR
WANG
WANG LABORATORIES, INC.
2200 CPU/MEMORY M/L
8034
D
DO NOT SCALE


DA1 - DA18 (1F9)
WEH (18E)
WEL (18E)
D0 - D7 (1C11)
READY (38A)
ALE (1A8)
ARC (38G)
RACW (18A)
RAM CLK (1A7)
POR (1E9)
Q1
2N3904
R7
4.7K
R6
1K
+5VR
+20V
-20V
ALE (1A8)
DMWR (1AB)
RAMCLK (1A7)
Ready (3E10)
ACW (1B3)
ACR (1B11)
L42
WS
L500
S260
S08
S02
L64
L67
L57
L63
MM5026-15
L35
L36
L37
L38
L30
L27
L29
L31
L48
L47
L46
L45
L43
L44
L41
L40
C37
C36
C35
C34
C33
C32
C31
C30
C27
C51
C52
C53
C54
C55
C56
C57
C58
C59
C60
C61
C62
C63
C64
C65
C66
C67
C68
C69
.01uF
15uF 20V (T)
R2A
33Ω 1/2W
R5A
33Ω 1/2W
L69
4501
RAS0
RAS1
RAS2
RAS3
CAS0
CAS1
RDY
REN1
REN2
TWST
FS0
FS1
ALE
ACR
ACW
CLR
RESET
GND
VCC
SIZE
D
8034
REV
1
2200 CPU/MEMORY PWA
210-8034
WANG LABORATORIES, INC.
DO NOT SCALE

"THIS DRAWING AND THE DATA SHOWN THEREON ARE THE CONFIDENTIAL PROPERTY OF AND ARE PROPRIETARY TO WANG LABORATORIES, INC. THIS DRAWING AND THE DATA SHOWN THEREON MAY NOT BE MADE PUBLIC WITHOUT THE PRIOR CONSENT OF WANG LABORATORIES, INC. ITS USE OR REPRODUCTION IS PERMITTED BY WANG TO LEASE TO A CUSTOMER IN CONFORMITY OF THE LIBRARY. IT IS RETURNABLE UPON THE DEMAND OF WANG LABORATORIES, INC."

DO NOT SCALE

MNEMONICS	COORD
$\overline{AB1}$ - $\overline{AB8}$	1A1
ABS	1G1
$\overline{CBS}$	1A7
$\overline{CPB}$	1A7
$\overline{HALT}$	1P11
$\overline{IB_1}$ - $\overline{IB_8}$	1G11
$\overline{IBS}$	1G2
$\overline{IOS}$	1G8
$\overline{OB_1}$ - $\overline{OB_8}$	1E1
$\overline{OBS}$	1G1
POR	1E11
PRMS	1P11
RAMCLK	1A9
R/B	1E11

I.C. TYPE	LOC.	SPARES
74S08	L57	1
74L379	L54	1
74LS244	L71	2
74S260	L26	1









E - REV
1

NOTE:
1. ALL RESISTORS ARE ¼W 5 %
UNLESS SPECIFIED OTHERWISE.

DIVISION	NO.	DESCRIPTION	BY	DATE
		ORIGINATED PER DWR# 2213	AB	2/13/84
	A	REVISED PER ECO# 80246 AMW-JE 11/1/84	JE	9/27/84
	B	REVISED PER ECO# 84238 AMW-JE 4/5/85	JE	11/8/84

WANG PART NO.	DRAWING NO.	DESCRIPTION	BY	DATE	APPROVED BY	DATE
WANG	WANG LABORATORIES, INC. LOWELL, MASS. U.S.A.		DWN		E ENGR	
			CHK JC	7/9/84	M ENGR	
MATERIAL	MODEL NO. 2200				MFG ENGR	
	SEE DWNG SPECIFICATIONS		TITLE 2200 CPU/MEMORY M/L			
FINISH	TOL ON ± .x NOTED .xx ± .010 .xxx ± .005 ANG ± 1°30' machine		210-8034	D	8034	1
SCALE	SHT 1 OF 1		WANG PART NUMBER	SIZE	DRAWING NUMBER	REV

THIS DRAWING AND THE DATA SHOWN THEREON ARE THE CONFIDENTIAL PROPERTY OF WANG LABORATORIES, INC. AND ARE PROPRIETARY TO WANG LABORATORIES, INC. THIS DRAWING AND THE DATA SHOWN THEREON MAY NOT BE MADE PUBLIC WITHOUT THE WRITTEN CONSENT OF WANG LABORATORIES, INC. IF FOR ANY REASON THIS DRAWING IS PERMITTED BY WANG TO LEAVE THE PHYSICAL CONTROL OF THE COMPANY, IT IS RETURNABLE UPON THE DEMAND OF WANG LABORATORIES, INC.



NOTES.
UNLESS OTHERWISE SPECIFIED
1. ALL RESISTORS ARE 1/4W 5% EXPRESSED IN OHMS.
2. RESISTORS R20,R56 ARE 1/2W 5%.W/P/N 331 -1034.
3. ALL CAPACITORS ARE EXPRESSED IN MICROFARADS.

NO.	REVISION	ECN OR DWR	CHECKED	DATE
A	DWR#E2243	ECN#345230	JDL	11/07/8

MATERIAL	MODEL NO. 2200	TITLE 2200 CPU/ MEMORY M/L ASSEMBLY DRAWING
FINISH	SEE ENGRG SPECIFICATIONS NO. 10-203	210-8034-R1 C 8034 1
	SCALE 1/1 SHT 1 OF 9	WANG PART NUMBER / SIZE / DRAWING NUMBER / REV

BY	DATE	APPROVED BY	DATE
DVN J.R.		E ENGR	
CHK		M ENGR	
E C CONTROL		MFG ENGR	

APPENDIX I

CPU/MEMORY PCB UPGRADE OPTIONS

I.1.1 INTRODUCTION

I.1.1.1 Scope and Purpose

The scope and purpose of this manual is to provide the Wang Customer Engineer with the information necessary to install, troubleshoot, and repair the Wang 2200 Computer System in the field. Familiarity with the Wang 2200 product line is recommended for effective use of this manual.

The 2200 Computer System is an interactive, multi-user, multi-task, disk-based computer system, utilizing VLSI [Very Large Scale Integration] technology. The 2200 Computer System supports up to 16 terminals and 16 jobs [partitions] concurrently as well as a wide range of peripheral devices, such as printers, plotters, disk drives, tape drives, and TC devices. Disk drive sharing for up to 15 additional CPUs is also available as an option.

By utilizing VLSI, the 2200 Computer System processor design is incorporated into a single chip. This allows the 2200 CPU, control memory, and user memory to reside on a single PC board. The two models of the 2200 Computer System offered are the 2200 MVP-128 that contains 128KB of Data Memory and the 2200 MVP-512 which contains 512KB of Data Memory. Both systems, however, contain 32K of Control Memory. In addition, these two existing 128KB or 512KB CPU PCBs may be upgraded to Enhanced CPU/Memory configurations via upgrade kits.

I.2.1 DIAGNOSTIC ERROR MESSAGES

I.2.1.1 AEDM Errors (Addressing Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

AEDM ss.aaaa ss.bbbb xx

Where:
ss=Memory bank containing the error.
aaaa=Address of the data in error.
bbbb=Conflicting Address
xx=XOR of the "expected" and "actually read" data.

This error indicates that writing to location "bbbb" seems to modify location "aaaa". The "1" bits in the "xx" field of the display indicate which bits have been modified. The error could also occur if a chip at location "aaaa" had a marginal failure.

I.2.1.2 BEDM Errors (Bit Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

BEDM ss.aaaa xxyy

Where:
ss=Memory bank containing the error.
aaaa=Address of the data in error.
xxyy=XOR of the data "actually read" from data memory with the data that was "expected" to be there.

This error implies that a memory error was detected while reading data memory. The "1" bits in the "xxyy" field of the display indicate which bit[s] are not correct. If all the bits are zero, one of the two parity bits associated with the pair of bytes is incorrect.

I.2.1.3 PEDM Errors (Parity Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

PEDM ss.aaaa

Where:
ss=Memory bank containing the error.
aaaa=Data Memory Address at the time of the error. This is probably, but not necessarily, the address of the memory location with bad parity.

This error implies that bad parity was detected during a read of an 8-bit User/Data Memory.

I.2.1.4 REDM Errors (Read Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

REDM ss.aaaa xx

Where:
ss=Memory bank containing the error.
aaaa=Address of the data in error.
xx=XOR of the data in memory with the data that was expected to be there.

This error implies that a memory error was detected while reading User/Data memory. The "1" bits on the "xx" field of the display indicate which bits are not correct. If all the bits are zero, a bit in the other byte of the pair of bytes is incorrect.

I.2.1.5 VEDM Errors (Verify Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

VEDM ss.aaaa

Where:
ss=Memory bank containing the error.
aaaa=Address of the data in error.

This error is reported to a system program being given control after loading, or when memory is verified in response to RESET or CLEAR being executed. The area of User/Data Memory used for storing constants [BASIC verb tables, math constants, messages] does not verify correctly.

I.3.1 INSTALLING OPTIONS

I.3.1.1 Existing 2200 CPU/Memory PCB Upgrades

Existing 128KB or 512KB CPU PCB users have the option of direct swap-out replacement of current 128KB or 512KB CPU PCBs for the Enhanced CPU PCBs, by ordering Upgrade kits as follows:

Kit Name	Kit P/N	Kit Description	Enhanced CPU PCB P/N
UJ 5057	289-0969	128KB PCB to 512KB PCB	210-8937-B
UJ 5065	289-0968	128KB PCB to 1MB PCB	210-8937-C
UJ 5066	289-0967	128KB PCB to 2MB PCB	210-8937-D
UJ 5067	289-0966	128KB PCB to 4MB PCB	210-8937-E
UJ 5068	289-0965	128KB PCB to 8MB PCB	210-8937-F
UJ 5069	289-0964	512KB PCB to 1MB PCB	210-8937-C
UJ 5070	289-0963	512KB PCB to 2MB PCB	210-8937-D
UJ 5071	289-0962	512KB PCB to 4MB PCB	210-8937-E
UJ 5072	289-0961	512KB PCB to 8MB PCB	210-8937-F

CPU/Memory PCB Replacement Instructions:

1) Power-down system (Ref. section 3.7).

2) Remove the existing 128KB or 512KB CPU PCB (Ref. section 7.1.1).

3) Install the Enhanced CPU PCB replacement (Ref. reverse steps of section 7.1.1).

4) Power-up system (Ref. reverse steps of section 3.7).

5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades

NOTE

When the accessed memory exceeds 512KB, Operating System Version 3.1 minimum is required.

NOTE

The Micro Diagnostic for Enhanced Memory Test is incorporated in the Operating System Release 3.1.

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)

2200 CPU/Memory PCB Upgrade Kits:

MODEL NUMBER	DESCRIPTION
UJ-5057	128KB to 512KB Memory Upgrade
UJ-5059	1MB to 2MB Memory Upgrade
UJ-5060	1MB to 4MB Memory Upgrade
UJ-5061	1MB to 8MB Memory Upgrade
UJ-5062	2MB to 4MB Memory Upgrade
UJ-5063	2MB to 8MB Memory Upgrade
UJ-5064	4MB to 8MB Memory Upgrade
UJ-5065	128KB to 1MB Memory Upgrade
UJ-5066	128KB to 2MB Memory Upgrade
UJ-5067	128KB to 4MB Memory Upgrade
UJ-5068	128KB to 8MB Memory Upgrade
UJ-5069	512KB to 1MB Memory Upgrade
UJ-5070	512KB to 2MB Memory Upgrade
UJ-5071	512KB to 4MB Memory Upgrade
UJ-5072	512KB to 8MB Memory Upgrade

2200 CPU/Memory PCB Upgrade Kit Contents:

Each Upgrade Kit includes the following items:

- PAL chip specifically tailored to desired Upgrade Memory size
- Necessary quantity of additional SIMMs Memory Modules to accomplish the upgrade
- Operating System installed on diskette only

Enhanced CPU/Memory PCB Upgrade Installation Instructions:

Presently installed CPU/Memory PCBs may be upgraded to Enhanced CPU/Memory by ordering upgrade kits as follows:

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	512KB	UJ5057	289-0969	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-B (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	1MB	UJ5065	289-0968	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:
1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-C (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	2MB	UJ5066	289-0967	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:
1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-D (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	4MB	UJ5067	289-0966	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:
1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-E (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	8MB	UJ5068	289-0965	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:
1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-F (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	1MB	UJ5069	289-0964	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:
1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-C (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	2MB	UJ5070	289-0963	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:
1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-D (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	4MB	UJ5071	289-0962	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-E (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	8MB	UJ5072	289-0961	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Install new Enhanced CPU/Memory PCB P/N 210-8937-F (Ref. section 7.1.1).
4) Power-up system (Ref. reverse steps of section 3.7).
5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
1MB	2MB	UJ5059	289-0960	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3486) and two (2) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
5) Insert two (2) 1MB SIMMs Modules from the kit into the first two (2) empty SIMMs sockets starting at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
7) Install the CPU/Memory PCB (Ref. section 7.1.1).
8) Power-up system (Ref. reverse steps of section 3.7).
9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
1MB	4MB	UJ5060	289-0959	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3487) and four (4) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
5) Insert four (4) 1MB SIMMs Modules from the kit into the first four (4) empty SIMMs sockets starting at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
7) Install the CPU/Memory PCB (Ref. section 7.1.1).
8) Power-up system (Ref. reverse steps of section 3.7).
9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
1MB	8MB	UJ5061	289-0958	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and eight (8) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
5) Insert eight (8) 1MB SIMMs Modules from the kit into the eight (8) empty SIMMs sockets at the bottom of the SIMMs PCB connectors (Ref. Figures I-1 and I-3).
6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
7) Install the CPU/Memory PCB (Ref. section 7.1.1).
8) Power-up system (Ref. reverse steps of section 3.7).
9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
2MB	4MB	UJ5062	289-0957	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3487) and two (2) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
4) Insert the two (2) additional 1MB x 9 SIMMs Modules from the kit into the first two (2) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
5) Install the CPU/Memory PCB (Ref. section 7.1.1).
6) Power-up system (Ref. reverse steps of section 3.7).
7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

Enhanced CPU/Memory PCB Upgrade Installation Instructions: (Cont'd)

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
2MB	8MB	UJ5063	289-0956	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and six (6) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
4) Insert the six (6) additional 1MB x 9 SIMMs Modules from the kit into the first six (6) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
5) Install the CPU/Memory PCB (Ref. section 7.1.1).
6) Power-up system (Ref. reverse steps of section 3.7).
7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
4MB	8MB	UJ5064	289-0955	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and four (4) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

1) Power-down system (Ref. section 3.7).
2) Remove presently installed CPU/Memory PCB from system (Ref section 7.1.1).
3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
4) Insert the four (4) additional 1MB x 9 SIMMs Modules from the kit into the first four (4) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
5) Install the CPU/Memory PCB (Ref. section 7.1.1).
6) Power-up system (Ref. reverse steps of section 3.7).
7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)



Figure I-1. Enhanced 2200 CPU/Memory PCB Components Layout

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)



Figure I-2. Enhanced 2200 CPU/Memory PCB SIMMs Module Removal

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)



Figure I-3. Enhanced 2200 CPU/Memory SIMMs Module Insertion

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades (Cont'd)



Figure I-4. Enhanced 2200 SIMMs CPU/Memory PCB Jumpers

I.4.1 FUNCTIONAL DESCRIPTION

I.4.1.1 Introduction

The overall operation of the Micro VP-1 and VP-2 is controlled by the CPU/Memory Board (P/N 210-8034-1, 210-8034-2 or 210-8937-A thru F). This new Enhanced CPU/Memory PCB increases the maximum system memory to 8MB. This increased memory allows the user to allocate up to 1MB for user partitions. Memory not allocated to user partitions will be reserved for RAMDISK. This section provides a brief description of this CPU.

I.4.2 CPU FUNCTIONAL THEORY

I.4.2.1 128KB Data Memory (2200 - Original CPU PCB)

With a 128K Data Memory configuration there are two banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 64K x 1 bit which produces 64K x 9 bits [8 data bits plus 1 parity bit] in each bank. Together the two banks produce 128K 8 bit bytes plus parity. Operation of the data memory is controlled by the Data Memory Controller chip.



Figure I-5. 2200 Original CPU/Data Memory PCB (128KB)

I.4.2.2 128KB Data Memory (2200 - Enhanced CPU PCB)

With a 128K Data Memory configuration there are two 256KB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 128K 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.



Figure I-6. 2200 Enhanced CPU/Data Memory PCB (128KB)

I.4.2.3 512KB Data Memory (2200 - Original CPU PCB)

With a 512K Data Memory configuration there are two banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] in each bank. Together the two banks produce 512K 8 bit bytes plus parity. Operation of the data memory is controlled by the Data Memory Controller chip.



Figure I-7. 2200 Original CPU/Data Memory PCB (512KB)

I.4.2.4 512KB Data Memory (2200 - Enhanced CPU PCB)

With a 512K Data Memory configuration there are two 256K SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 512K 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.



Figure I-8. 2200 Enhanced CPU/Data Memory PCB (512KB)

I.4.2.5 1MB Data Memory (2200 - Enhanced CPU PCB)

With a 1MB Data Memory configuration there are four 256K SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the four SIMMs modules produce 1MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.



Figure I-9. 2200 Enhanced CPU/Data Memory PCB (1MB)

I.4.2.6 2MB Data Memory (2200 - Enhanced CPU PCB)

With a 2MB Data Memory configuration there are two 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 2MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.



Figure I-10. 2200 Enhanced CPU/Data Memory PCB (2MB)

I.4.2.7 4MB Data Memory (2200 - Enhanced CPU PCB)

With a 4MB Data Memory configuration there are four 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the four SIMMs modules produce 4MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.



Figure I-11. 2200 Enhanced CPU/Data Memory PCB (4MB)

I.4.2.8 8MB Data Memory (2200 - Enhanced CPU PCB)

With a 8MB Data Memory configuration there are eight 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the eight SIMMs modules produce 8MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.



Figure I-12. 2200 Enhanced CPU/Data Memory PCB (8MB)

I.4.3 Memory Partitioning

When using the 512KB Memory, the maximum memory partition size is 28KB if all 16 partitions are used. When Main Memory is increased to 1MB, the maximum memory partition size will increase to 56KB.

I.4.4 Enhanced CPU/Memory Board Block Diagram

The Enhanced CPU/Memory Board Block Diagram is not included in this edition of the Micro VP Computer System Manual. This information will be provided in a subsequent edition.

Programmable Array Logic (PAL):

Data Memory Addressing is accomplished on the Enhanced CPU Board via PAL circuitry at CPU Board location L2. PAL logic chips are programmable 20 pin DIP packaged AND array that provides inputs to a fixed OR array. Based on proven fuseable-link technology, PALs solve three problem areas which are:

- Decreasing board space due to increasing board density
- Inventory reduction due to less need for logic chips
- PALs accept fast internal design changes limited to fuseable links

Programmable Array Logic (PAL) chips greatly enhance 32 bit design, performance and unique operation of 16 bit processors.

I.5.1 ILLUSTRATED PARTS

I.5.1.1 System Components (Sheet 1 of 3)

Item	Part Number	Description
1	210-8034-1	128KB CPU Board (Original CPU)
2	210-8034-2	512KB CPU Board (Original CPU)



Figure I-13. 2200 Computer System Components

I.5.1.1 System Components (Sheet 2 of 3)

Item	Part Number	Description
3	210-8937-A	128KB CPU Board (Enhanced CPU Model)
4	210-8937-B	512KB CPU Board (Enhanced CPU Model)
5	210-8937-C	1MB CPU Board (Enhanced CPU Model)
6	210-8937-D	2MB CPU Board (Enhanced CPU Model)
7	210-8937-E	4MB CPU Board (Enhanced CPU Model)
8	210-8937-F	8MB CPU Board (Enhanced CPU Model)



Figure I-14. 2200 Computer System Components

I.5.1.1 System Components (Sheet 3 of 3)

Item	Part Number	Description
9	377-4508	256KB SIMMs CPU Memory Module
10	377-4513	1MB SIMMs CPU Memory Module
11	377-3483	Memory PAL (L2) (128KB CPU Memory Board)
12	377-3484	Memory PAL (L2) (512KB CPU Memory Board)
13	377-3485	Memory PAL (L2) (1MB CPU Memory Board)
14	377-3486	Memory PAL (L2) (2MB CPU Memory Board)
15	377-3487	Memory PAL (L2) (4MB CPU Memory Board)
16	377-3488	Memory PAL (L2) (8MB CPU Memory Board)



Figure I-15. 2200 Computer System Components

North America:

Alabama
Birmingham
Mobile

Alaska
Anchorage

Arizona
Phoenix
Tucson

California
Fresno
Inglewood
Los Angeles
Sacramento
San Diego
San Francisco
San Mateo
Sunnyvale
Tustin
Ventura

Colorado
Denver

Connecticut
New Haven
Stamford
Wethersfield

District of Columbia
Washington

Florida
Jacksonville
Miami
Orlando
Tampa

Georgia
Atlanta

Hawaii
Honolulu

Illinois
Chicago
Morton
Park Ridge
Rock Island

Indiana
Indianapolis
South Bend

Kansas
Overland Park
Wichita

Kentucky
Louisville

Louisiana
Baton Rouge
Metairie

Maryland
Rockville
Towson

Massachusetts
Boston
Burlington
Littleton
Lowell
Tewksbury
Worcester

Michigan
Grand Rapids
Okemos
Southfield

Minnesota
Eden Prairie

Missouri
Creve Coeur

Nebraska
Omaha

Nevada
Reno

New Hampshire
East Derry
Manchester

New Jersey
Howell
Mountainside

New Mexico
Albuquerque

New York
Albany
Buffalo
Lake Success
New York City
Rochester
Syracuse

North Carolina
Charlotte
Greensboro
Raleigh

Ohio
Cincinnati
Columbus
Middleburg Heights
Toledo

Oklahoma
Oklahoma City
Tulsa

Oregon
Beaverton
Eugene

Pennsylvania
Allentown
Camp Hill
Erie
Philadelphia
Pittsburgh
Wayne

Rhode Island
Cranston

South Carolina
Charleston
Columbia

Tennessee
Chattanooga
Knoxville
Memphis
Nashville

Texas
Austin
Dallas
Houston
San Antonio

Utah
Salt Lake City

Virginia
Newport News
Richmond

Washington
Seattle
Spokane

Wisconsin
Brookfield
Madison
Milwaukee

Canada
Wang Laboratories (Canada) Ltd.
Don Mills, Ontario
Calgary, Alberta
Edmonton, Alberta
Winnipeg, Manitoba
Ottawa, Ontario
Montreal, Quebec
Burnaby, B.C.

International Subsidiaries:

Australia
Wang Computer Pty. Ltd.
Sydney, NSW
Melbourne, Vic.
Canberra, A.C.T.
Brisbane, Qld.
Adelaide, S.A.
Perth, W.A.
Darwin, N.T.

Austria
Wang Gesellschaft M.B.H.
Vienna

Belgium
Wang Europe, S.A.
Brussels
Erpe-Mere

Brazil
Wang do Brasil Computadores Ltda.
Rio de Janeiro
Sao Paulo

China
Wang Industrial Co., Ltd.
Taipei, Taiwan

France
Wang France S.A.R.L.
Bagnolet
Ecully
Nantes
Toulouse

Great Britain
Wang Electronics Ltd.
Northwood Hills, Middlesex
Northwood, Middlesex
Harrogate, Yorkshire
Glasgow, Scotland
Uxbridge, Middlesex

Hong Kong
Wang Pacific Ltd.
Hong Kong

Japan
Wang Computer Ltd.
Tokyo

Netherlands
Wang Nederland B.V.
Ijsselstein

New Zealand
Wang Computer Ltd.
Grey Lynn, Auckland

Panama
Wang de Panama (CPEC) S.A.
Panama

Republic of Singapore
Wang Computer Pte., Ltd.
Singapore

Republic of South Africa
Wang Computers (South Africa) (Pty.) Ltd.
Bordeaux, Transvaal
Durban
Capetown

Sweden
Wang Skandinaviska AB
Solna
Gothenburg
Arloev
Vasteras

Switzerland
Wang S.A./A.G.
Zurich
Bern
Pully

West Germany
Wang Laboratories GmbH
Berlin
Cologne
Duesseldorf
Fellbach
Frankfurt/M.
Freiburg/Brsg.
Hamburg
Hannover
Kassel
Munich
Nuernberg
Stuttgart

International Representatives:

Argentina
Bolivia
Canary Islands
Chile
Colombia
Costa Rica
Cyprus
Denmark
Dominican Republic
Ecuador
Finland
Ghana
Greece
Guatemala
Iceland
India
Indonesia
Iran
Ireland
Israel
Italy
Jamaica
Japan
Jordan
Kenya
Korea
Lebanon
Liberia
Malaysia
Mexico
Morocco
Nicaragua
Nigeria
Norway
Pakistan
Peru
Philippines
Portugal
Saudi Arabia
Spain
Sri Lanka
Syria
Thailand
Tunisia
Turkey
United Arab Emirates
Venezuela
Yugoslavia

WANG LABORATORIES, INC.
ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 851-4111, TWX 710 343-6769, TELEX 94-7421

Printed in U.S.A.
13-4635